|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13159203
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
ELECTROMAGNETIC SHIELD AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13159245
|
Filing Dt:
|
06/13/2011
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
LITHOGRAPHY WAVE-FRONT CONTROL SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13160363
|
Filing Dt:
|
06/14/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
SEMICONDUCTOR WITH THROUGH-SUBSTRATE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13162633
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
MEMORY VOLTAGE CYCLE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13163219
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
ENHANCED PERFORMANCE MEMORY SYSTEMS AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13163285
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
METHOD OF FORMING CELLULAR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
13163356
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13163515
|
Filing Dt:
|
06/17/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
PHOTORESIST PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
13163890
|
Filing Dt:
|
06/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
METHODS OF FORMING PATTERNED PHOTORESIST LAYERS OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13164085
|
Filing Dt:
|
06/20/2011
|
Publication #:
|
|
Pub Dt:
|
10/06/2011
| | | | |
Title:
|
ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
13164813
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
MULTIPLE SELECT GATES WITH NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13164970
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
METHOD TO REDUCE CHARGE BUILDUP DURING HIGH ASPECT RATIO CONTACT ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
13165248
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITH IMPROVED CURRENT SPREADING AND LIGHT EXTRACTION AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13165416
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
IN-FIELD BLOCK RETIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13165546
|
Filing Dt:
|
06/21/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
MULTI-TIERED SEMICONDUCTOR DEVICES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
13165812
|
Filing Dt:
|
06/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
DUAL CONVERSION GAIN GATE AND CAPACITOR COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13166291
|
Filing Dt:
|
06/22/2011
|
Publication #:
|
|
Pub Dt:
|
10/13/2011
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING MEMORY ARRAY HAVING A SEGMENTED BIT LINE ARCHITECTURE AND METHOD OF CONTROLLING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
13166362
|
Filing Dt:
|
06/22/2011
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
Title:
|
VARIABLE RESISTANCE MEMORY DEVICE HAVING REDUCED BOTTOM CONTACT AREA AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13168699
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
BLOCK-ROW DECODERS, MEMORY BLOCK-ROW DECODERS, MEMORIES, METHODS FOR DESELECTING A DECODER OF A MEMORY AND METHODS OF SELECTING A BLOCK OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13168723
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
METHOD AND APPARATUS FOR MEMORY COMMAND INPUT AND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13168902
|
Filing Dt:
|
06/24/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
USE OF DILUTE STEAM AMBIENT FOR IMPROVEMENT OF FLASH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13169134
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
MICROFEATURE WORKPIECES HAVING CONDUCTIVE INTERCONNECT STRUCTURES FORMED BY CHEMICALLY REACTIVE PROCESSES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13169336
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13169915
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
METHODS OF PROCESSING SEMICONDUCTOR SUBSTRATES, ELECTROSTATIC CARRIERS FOR RETAINING SUBSTRATES FOR PROCESSING, AND ASSEMBLIES COMPRISING ELECTROSTATIC CARRIERS HAVING SUBSTRATES ELECTROSTATICALLY BONDED THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
13169979
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
METHODS AND SYSTEMS TO ACCOMPLISH VARIABLE WIDTH DATA INPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13170029
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
REFERENCE CURRENT DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
13170050
|
Filing Dt:
|
06/27/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
DRAM LAYOUT WITH VERTICAL FETS AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
13170420
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
PROGRAMMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13170991
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
SLEEVE INSULATORS AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13171137
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND MICROELECTRONIC SUPPORT DEVICES, AND ASSOCIATED ASSEMBLIES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13171293
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13171320
|
Filing Dt:
|
06/28/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
ELECTRICAL COMPONENTS FOR MICROELECTRONIC DEVICES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13171755
|
Filing Dt:
|
06/29/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
CONTROL OF A VARIABLE DELAY LINE USING LINE ENTRY POINT TO MODIFY LINE POWER SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13173171
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
Title:
|
CHARGE LOSS COMPENSATION DURING PROGRAMMING OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13174466
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
METHODS OF FORMING METAL SILICIDE-COMPRISING MATERIAL AND METHODS OF FORMING METAL SILICIDE-COMPRISING CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13174525
|
Filing Dt:
|
06/30/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
PHOTONIC SYSTEMS AND METHODS OF FORMING PHOTONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13175209
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
SEMICONDUCTOR TEMPERATURE SENSOR USING BANDGAP GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13175320
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
MULTILEVEL MIXED VALENCE OXIDE (MVO) MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
13175388
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
UNALIGNED DATA COALESCING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13175468
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND DEVICES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13175479
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
Title:
|
MULTI-PRIORITY ENCODER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13175507
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING BODIES OF SEMICONDUCTOR MATERIAL, DEVICES INCLUDING SUCH STRUCTURES AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13175551
|
Filing Dt:
|
07/01/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
GALLIUM LATHANIDE OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
13176416
|
Filing Dt:
|
07/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING SQUARE CUTS IN SINGLE CRYSTAL SILICON AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13176438
|
Filing Dt:
|
07/05/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
Semiconductor Processing Methods, And Methods For Forming Silicon Dioxide
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13176886
|
Filing Dt:
|
07/06/2011
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
PROGRAMMING METHODS AND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13178217
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
DEVICES AND METHODS OF PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13178278
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
MEMORY ARRAY WITH INVERTED DATA-LINES PAIRS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13178334
|
Filing Dt:
|
07/07/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
TRANSISTOR CONSTRUCTIONS AND PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
13178781
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
DATA LINE MANAGEMENT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13179156
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
MULTI-SERIAL INTERFACE STACKED-DIE MEMORY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
13179196
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
CONFIGURABLE BANDWIDTH MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13179247
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
APPARATUS AND METHODS FOR THROUGH SUBSTRATE VIA TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13179316
|
Filing Dt:
|
07/08/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
METHODS OF MANUFACTURING SEMICONDUCTOR STRUCTURES AND DEVICES INCLUDING NANOTUBES, AND SEMICONDUCTOR STRUCTURES, DEVICES, AND SYSTEMS FABRICATED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
13179851
|
Filing Dt:
|
07/11/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
METHOD FOR POSITIONING SPACERS FOR PITCH MULTIPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13179915
|
Filing Dt:
|
07/11/2011
|
Publication #:
|
|
Pub Dt:
|
10/27/2011
| | | | |
Title:
|
RHEOLOGICAL FLUIDS FOR PARTICLE REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13180193
|
Filing Dt:
|
07/11/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
GENERATING A FULL RAIL SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13180301
|
Filing Dt:
|
07/11/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING HIGH CAPACITY/HIGH BANDWIDTH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13180361
|
Filing Dt:
|
07/11/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
MEMORY DEVICES HAVING REDUCED INTERFERENCE BETWEEN FLOATING GATES AND METHODS OF FABRICATING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13181052
|
Filing Dt:
|
07/12/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
DIGIT LINE EQUILIBRATION USING ACCESS DEVICES AT THE EDGE OF SUB-ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13181197
|
Filing Dt:
|
07/12/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGES INCLUDING A SEMICONDUCTOR DEVICE AND A REDISTRIBUTION ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13181661
|
Filing Dt:
|
07/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13182069
|
Filing Dt:
|
07/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
NOVEL BUILD-UP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13182285
|
Filing Dt:
|
07/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
METHODS OF FORMING COSI2, METHODS OF FORMING FIELD EFFECT TRANSISTORS, AND METHODS OF FORMING CONDUCTIVE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13182293
|
Filing Dt:
|
07/13/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
Methods Of Forming A Plurality Of Conductive Lines In The Fabrication Of Integrated Circuitry, Methods Of Forming An Array Of Conductive Lines, And Integrated Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13183337
|
Filing Dt:
|
07/14/2011
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
Title:
|
SYSTEMS AND DEVICES INCLUDING MULTI-GATE TRANSISTORS AND METHODS OF USING, MAKING, AND OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13183931
|
Filing Dt:
|
07/15/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
METHODS FOR DEFECT TESTING OF EXTERNALLY ACCESSIBLE INTEGRATED CIRCUIT INTERCONNECTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13184168
|
Filing Dt:
|
07/15/2011
|
Publication #:
|
|
Pub Dt:
|
11/03/2011
| | | | |
Title:
|
ROW MASK ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
13184252
|
Filing Dt:
|
07/15/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
SELECTIVE EDGE PHASE MIXING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13185074
|
Filing Dt:
|
07/18/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
ZINC OXIDE DIODES FOR OPTICAL INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13185290
|
Filing Dt:
|
07/18/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
MEMORY DEVICE INCORPORATING A RESISTANCE VARIABLE CHALCOGENIDE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13185365
|
Filing Dt:
|
07/18/2011
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
Title:
|
FLASH MEMORY WITH RECESSED FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13185872
|
Filing Dt:
|
07/19/2011
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
Title:
|
Semiconductor Barrier Layer Constructions, and Methods of Forming Semiconductor Barrier Layer Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
13186172
|
Filing Dt:
|
07/19/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH BOTH SINGLE AND MULTIPLE LEVEL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
13186766
|
Filing Dt:
|
07/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
CHARGE PUMP OPERATION IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
13186796
|
Filing Dt:
|
07/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
A METHOD FOR PROGRAMMING A SEMICONDUCTOR MAGNETIC MEMORY INTEGRATING A MAGNETIC TUNNELING JUNCTION ABOVE A FLOATING-GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13186822
|
Filing Dt:
|
07/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
METHOD FOR FABRICATING STACKED NON-VOLATILE MEMORY WITH SILICON CARBIDE-BASED AMORPHOUS SILICON THIN FILM TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13187053
|
Filing Dt:
|
07/20/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR TRAINING THE REFERENCE VOLTAGE LEVEL AND DATA SAMPLE TIMING IN A RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13187665
|
Filing Dt:
|
07/21/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION WINDOW ADJUSTMENT BASED ON REFERENCE CELLS IN A MEMORY DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13187730
|
Filing Dt:
|
07/21/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
Semiconductor Components Having Conductive Vias With Aligned Back Side Conductors
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
13188258
|
Filing Dt:
|
07/21/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
ZR-SUBSTITUTED BATIO3 FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13189311
|
Filing Dt:
|
07/22/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
MEMORY SYSTEM HAVING MULTIPLE ADDRESS ALLOCATION FORMATS AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13189678
|
Filing Dt:
|
07/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
NAND FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
13189726
|
Filing Dt:
|
07/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
MEMORY WITH MULTI-PAGE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
13189798
|
Filing Dt:
|
07/25/2011
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
Title:
|
METHODS OF ETCHING NANODOTS, METHODS OF FABRICATING INTEGRATED CIRCUIT DEVICES AND DEVICE STRUCTURES, METHODS OF ETCHING A LAYER COMPRISING A LATE TRANSITION METAL, AND METHODS OF FORMING A PLURALITY OF TRANSISTOR GATE CONSTRUCTIONS.
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
13190597
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
METHOD FOR FORMING A CIRCUIT BOARD VIA STRUCTURE FOR HIGH SPEED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13190821
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
MEMORY CELLS AND METHODS OF STORING INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13190872
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
TEXTURED OPTOELECTRONIC DEVICES AND ASSOCIATED METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13190911
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
DYNAMIC PROGRAM WINDOW DETERMINATION IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13190971
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
WAFER-LEVEL SOLID STATE TRANSDUCER PACKAGING TRANSDUCERS INCLUDING SEPARATORS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13191192
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
METHODS OF FORMING GRAPHENE-CONTAINING SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13191263
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
SENSE AMPLIFIERS INCLUDING BIAS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13191293
|
Filing Dt:
|
07/26/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
Circuit Structures, Memory Circuitry, And Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13191836
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
DETERMINING AND TRANSFERRING DATA FROM A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13192014
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLIES, SEMICONDUCTOR DEVICES INCLUDING SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13192078
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
Title:
|
STRAINED SEMICONDUCTOR BY FULL WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13192117
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
LITHOGRAPHY METHOD AND DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
13192125
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
DEVICES, METHODS, AND SYSTEMS SUPPORTING ON UNIT TERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13192207
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
VERTICAL MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13192248
|
Filing Dt:
|
07/27/2011
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING MEMORY ARRAY AND DATA LINE ARCHITECTURE
|
|