skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/15/2018
Application #:
15677970
Filing Dt:
08/15/2017
Publication #:
Pub Dt:
11/30/2017
Title:
SYNCHRONIZED SEMICONDUCTOR DEVICE WITH PHASE ADJUSTMENT CIRCUIT
2
Patent #:
Issue Dt:
11/06/2018
Application #:
15678747
Filing Dt:
08/16/2017
Publication #:
Pub Dt:
12/21/2017
Title:
METHODS OF FABRICATING SEMICONDUCTOR STRUCTURES
3
Patent #:
Issue Dt:
12/11/2018
Application #:
15678978
Filing Dt:
08/16/2017
Publication #:
Pub Dt:
03/01/2018
Title:
FERROELECTRIC MEMORY CELLS
4
Patent #:
Issue Dt:
09/11/2018
Application #:
15679016
Filing Dt:
08/16/2017
Publication #:
Pub Dt:
03/01/2018
Title:
APPARATUSES AND METHODS INCLUDING FERROELECTRIC MEMORY AND FOR OPERATING FERROELECTRIC MEMORY
5
Patent #:
Issue Dt:
06/04/2019
Application #:
15679028
Filing Dt:
08/16/2017
Publication #:
Pub Dt:
12/21/2017
Title:
METHOD AND OPTOELECTRONIC STRUCTURE PROVIDING POLYSILICON PHOTONIC DEVICES WITH DIFFERENT OPTICAL PROPERTIES IN DIFFERENT REGIONS
6
Patent #:
Issue Dt:
11/13/2018
Application #:
15679032
Filing Dt:
08/16/2017
Publication #:
Pub Dt:
03/01/2018
Title:
APPARATUSES AND METHODS INCLUDING FERROELECTRIC MEMORY AND FOR ACCESSING FERROELECTRIC MEMORY
7
Patent #:
Issue Dt:
11/13/2018
Application #:
15679042
Filing Dt:
08/16/2017
Publication #:
Pub Dt:
03/01/2018
Title:
APPARATUSES AND METHODS INCLUDING TWO TRANSISTOR-ONE CAPACITOR MEMORY AND FOR ACCESSING SAME
8
Patent #:
Issue Dt:
07/03/2018
Application #:
15679499
Filing Dt:
08/17/2017
Title:
Conductive Components and Memory Assemblies
9
Patent #:
Issue Dt:
09/25/2018
Application #:
15679727
Filing Dt:
08/17/2017
Publication #:
Pub Dt:
12/21/2017
Title:
Integrated Structures and Methods of Forming Integrated Structures
10
Patent #:
Issue Dt:
02/16/2021
Application #:
15679958
Filing Dt:
08/17/2017
Publication #:
Pub Dt:
11/30/2017
Title:
LIGHT EMITTING DIODES AND ASSOCIATED METHODS OF MANUFACTURING
11
Patent #:
Issue Dt:
12/11/2018
Application #:
15680006
Filing Dt:
08/17/2017
Title:
DQS-OFFSET AND READ-RTT-DISABLE EDGE CONTROL
12
Patent #:
Issue Dt:
06/18/2019
Application #:
15680461
Filing Dt:
08/18/2017
Publication #:
Pub Dt:
02/21/2019
Title:
METHOD AND APPARATUS FOR PROCESSING SEMICONDUCTOR DEVICE STRUCTURES
13
Patent #:
Issue Dt:
10/02/2018
Application #:
15680776
Filing Dt:
08/18/2017
Publication #:
Pub Dt:
11/30/2017
Title:
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
14
Patent #:
Issue Dt:
10/09/2018
Application #:
15681066
Filing Dt:
08/18/2017
Publication #:
Pub Dt:
12/28/2017
Title:
Pitch Reduction Technology Using Alternating Spacer Depositions During the Formation of a Semiconductor Device and Systems Including Same
15
Patent #:
Issue Dt:
10/15/2019
Application #:
15681143
Filing Dt:
08/18/2017
Publication #:
Pub Dt:
02/21/2019
Title:
APPARATUSES AND METHODS FOR STORING REDUNDANCY REPAIR INFORMATION FOR MEMORIES
16
Patent #:
Issue Dt:
08/13/2019
Application #:
15681183
Filing Dt:
08/18/2017
Publication #:
Pub Dt:
02/21/2019
Title:
APPARATUSES AND METHODS FOR LATCHING REDUNDANCY REPAIR ADDRESSES TO AVOID ADDRESS BITS OVERWRITTEN AT A REPAIR BLOCK
17
Patent #:
Issue Dt:
01/23/2018
Application #:
15681561
Filing Dt:
08/21/2017
Title:
Memory Arrays
18
Patent #:
Issue Dt:
04/21/2020
Application #:
15681619
Filing Dt:
08/21/2017
Publication #:
Pub Dt:
02/21/2019
Title:
LOGICAL TO PHYSICAL MAPPING
19
Patent #:
Issue Dt:
01/30/2018
Application #:
15681734
Filing Dt:
08/21/2017
Title:
Floating Body Transistors and Memory Arrays Comprising Floating Body Transistors
20
Patent #:
Issue Dt:
10/02/2018
Application #:
15681763
Filing Dt:
08/21/2017
Publication #:
Pub Dt:
11/30/2017
Title:
SEMICONDUCTOR DEVICES WITH MAGNETIC REGIONS AND STRESSOR STRUCTURES, AND METHODS OF OPERATION
21
Patent #:
Issue Dt:
08/20/2019
Application #:
15682221
Filing Dt:
08/21/2017
Title:
USING OUT-OF-BAND SIGNALING TO COMMUNICATE WITH DAISY CHAINED NONVOLATILE MEMORIES
22
Patent #:
Issue Dt:
08/21/2018
Application #:
15682228
Filing Dt:
08/21/2017
Publication #:
Pub Dt:
11/30/2017
Title:
APPARATUSES AND METHODS FOR ACCESSING MEMORY CELLS
23
Patent #:
Issue Dt:
03/12/2019
Application #:
15682775
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
12/07/2017
Title:
TIMING CONTROL CIRCUIT SHARED BY A PLURALITY OF BANKS
24
Patent #:
NONE
Issue Dt:
Application #:
15683059
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR DEVICE
25
Patent #:
Issue Dt:
10/09/2018
Application #:
15683336
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
12/07/2017
Title:
THERMAL PADS BETWEEN STACKED SEMICONDUCTOR DIES AND ASSOCIATED SYSTEMS AND METHODS
26
Patent #:
Issue Dt:
07/30/2019
Application #:
15683430
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR MEMORY DEVICE
27
Patent #:
Issue Dt:
10/02/2018
Application #:
15683439
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
07/05/2018
Title:
TIMING BASED ARBITER SYSTEMS AND CIRCUITS FOR ZQ CALIBRATION
28
Patent #:
Issue Dt:
08/27/2019
Application #:
15683540
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
12/07/2017
Title:
APPARATUSES AND METHODS FOR ARBITRATING A SHARED TERMINAL FOR CALIBRATION OF AN IMPEDANCE TERMINATION
29
Patent #:
Issue Dt:
08/18/2020
Application #:
15683609
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
02/28/2019
Title:
INTEGRATED SEMICONDUCTOR ASSEMBLIES AND METHODS OF MANUFACTURING THE SAME
30
Patent #:
Issue Dt:
09/04/2018
Application #:
15683649
Filing Dt:
08/22/2017
Publication #:
Pub Dt:
12/07/2017
Title:
METHODS AND APPARATUSES FOR PROVIDING DATA RECEIVED BY A STATE MACHINE ENGINE
31
Patent #:
Issue Dt:
04/13/2021
Application #:
15683821
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SENSING OPERATIONS IN MEMORY
32
Patent #:
Issue Dt:
01/05/2021
Application #:
15684054
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/07/2017
Title:
COLLARS FOR UNDER-BUMP METAL STRUCTURES AND ASSOCIATED SYSTEMS AND METHODS
33
Patent #:
Issue Dt:
12/25/2018
Application #:
15684080
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/28/2017
Title:
Methods Of Forming One Or More Covered Voids In A Semiconductor Substrate
34
Patent #:
Issue Dt:
08/20/2019
Application #:
15684081
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/28/2017
Title:
Transistors and Methods of Forming Transistors
35
Patent #:
Issue Dt:
02/04/2020
Application #:
15684577
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR DIES SUPPORTING MULTIPLE PACKAGING CONFIGURATIONS AND ASSOCIATED METHODS
36
Patent #:
Issue Dt:
05/28/2019
Application #:
15684612
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
01/18/2018
Title:
Methods Of Forming One Or More Covered Voids In A Semiconductor Substrate
37
Patent #:
Issue Dt:
11/20/2018
Application #:
15684703
Filing Dt:
08/23/2017
Title:
METHODS AND SYSTEMS FOR IMPROVING POWER DELIVERY AND SIGNALING IN STACKED SEMICONDUCTOR DEVICES
38
Patent #:
Issue Dt:
07/03/2018
Application #:
15684722
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/07/2017
Title:
Methods Of Forming One Or More Covered Voids In A Semiconductor Substrate
39
Patent #:
Issue Dt:
12/11/2018
Application #:
15684728
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/07/2017
Title:
Methods Of Forming One Or More Covered Voids In A Semiconductor Substrate
40
Patent #:
Issue Dt:
08/28/2018
Application #:
15684734
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/21/2017
Title:
APPARATUSES WITH AN EMBEDDED COMBINATION LOGIC CIRCUIT FOR HIGH SPEED OPERATIONS
41
Patent #:
Issue Dt:
06/12/2018
Application #:
15684741
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/28/2017
Title:
METHODS OF FORMING ONE OR MORE COVERED VOIDS IN A SEMICONDUCTOR SUBSTRATE
42
Patent #:
Issue Dt:
07/30/2019
Application #:
15684756
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/28/2017
Title:
SYSTEMS AND METHODS FOR TESTING A SEMICONDUCTOR MEMORY DEVICE HAVING A REFERENCE MEMORY ARRAY
43
Patent #:
Issue Dt:
05/14/2019
Application #:
15684763
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/07/2017
Title:
MEMORY REFRESH METHODS AND APPARATUSES
44
Patent #:
Issue Dt:
12/28/2021
Application #:
15684773
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
02/28/2019
Title:
MEMORY WITH VIRTUAL PAGE SIZE
45
Patent #:
Issue Dt:
12/25/2018
Application #:
15684784
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
12/07/2017
Title:
APPARATUSES, MEMORIES, AND METHODS FOR ADDRESS DECODING AND SELECTING AN ACCESS LINE
46
Patent #:
Issue Dt:
08/27/2019
Application #:
15684792
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
02/28/2019
Title:
ON DEMAND MEMORY PAGE SIZE
47
Patent #:
Issue Dt:
09/17/2019
Application #:
15684831
Filing Dt:
08/23/2017
Publication #:
Pub Dt:
02/28/2019
Title:
MEMORY DEVICE WITH A MULTI-MODE COMMUNICATION MECHANISM
48
Patent #:
Issue Dt:
07/30/2019
Application #:
15685387
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/28/2017
Title:
Fuse Element Assemblies
49
Patent #:
Issue Dt:
09/11/2018
Application #:
15685643
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
01/04/2018
Title:
APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
50
Patent #:
Issue Dt:
03/22/2022
Application #:
15685690
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR DEVICES COMPRISING CARBON-DOPED SILICON NITRIDE AND RELATED METHODS
51
Patent #:
Issue Dt:
06/12/2018
Application #:
15685855
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/07/2017
Title:
DEVICES, SYSTEMS, AND METHODS OF REDUCING CHIP SELECT
52
Patent #:
Issue Dt:
12/04/2018
Application #:
15685871
Filing Dt:
08/24/2017
Title:
SEMICONDUCTOR PITCH PATTERNING
53
Patent #:
Issue Dt:
12/24/2019
Application #:
15685878
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/28/2017
Title:
MEMORY CELL PILLAR INCLUDING SOURCE JUNCTION PLUG
54
Patent #:
Issue Dt:
02/26/2019
Application #:
15685907
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/07/2017
Title:
SEMICONDUCTOR CONSTRUCTIONS
55
Patent #:
Issue Dt:
02/19/2019
Application #:
15685909
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/07/2017
Title:
MEMORY READ APPARATUS AND METHODS
56
Patent #:
Issue Dt:
10/16/2018
Application #:
15685921
Filing Dt:
08/24/2017
Title:
THRUMOLD POST PACKAGE WITH REVERSE BUILD UP HYBRID ADDITIVE STRUCTURE
57
Patent #:
Issue Dt:
12/25/2018
Application #:
15685926
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/07/2017
Title:
MULTI-PARTITIONING OF MEMORIES
58
Patent #:
NONE
Issue Dt:
Application #:
15685940
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
02/28/2019
Title:
HYBRID ADDITIVE STRUCTURE STACKABLE MEMORY DIE USING WIRE BOND
59
Patent #:
NONE
Issue Dt:
Application #:
15685950
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/07/2017
Title:
METHODS AND SYSTEMS FOR AUTONOMOUS MEMORY SEARCHING
60
Patent #:
Issue Dt:
04/16/2019
Application #:
15685997
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR DEVICE STRUCTURES FOR BURN-IN TESTING AND METHODS THEREOF
61
Patent #:
Issue Dt:
06/04/2019
Application #:
15686008
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SOLDER REMOVAL FROM SEMICONDUCTOR DEVICES
62
Patent #:
Issue Dt:
05/28/2019
Application #:
15686024
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
02/28/2019
Title:
DUAL SIDED FAN-OUT PACKAGE HAVING LOW WARPAGE ACROSS ALL TEMPERATURES
63
Patent #:
NONE
Issue Dt:
Application #:
15686029
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR DEVICE HAVING LATERALLY OFFSET STACKED SEMICONDUCTOR DIES
64
Patent #:
Issue Dt:
12/11/2018
Application #:
15686082
Filing Dt:
08/24/2017
Title:
Arrays of Cross-Point Memory Structures
65
Patent #:
Issue Dt:
05/08/2018
Application #:
15686101
Filing Dt:
08/24/2017
Title:
Integrated Structures
66
Patent #:
Issue Dt:
06/18/2019
Application #:
15686107
Filing Dt:
08/24/2017
Publication #:
Pub Dt:
12/28/2017
Title:
Integrated Structures and Methods of Forming Integrated Structures
67
Patent #:
Issue Dt:
11/19/2019
Application #:
15686308
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
12/07/2017
Title:
PHASE CHANGE MEMORY DEVICE
68
Patent #:
Issue Dt:
02/26/2019
Application #:
15686389
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
12/07/2017
Title:
CELL PILLAR STRUCTURES AND INTEGRATED FLOWS
69
Patent #:
Issue Dt:
10/02/2018
Application #:
15686416
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
12/07/2017
Title:
MEMORY ARRAY WITH POWER-EFFICIENT READ ARCHITECTURE
70
Patent #:
Issue Dt:
06/18/2019
Application #:
15686510
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
12/14/2017
Title:
METHODS OF PROGRAMMING MEMORY
71
Patent #:
Issue Dt:
03/31/2020
Application #:
15686526
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
02/28/2019
Title:
VAPOR-ETCH CYCLIC PROCESS
72
Patent #:
Issue Dt:
07/30/2019
Application #:
15686754
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
12/07/2017
Title:
MEMORY DEVICES CONFIGURED TO PERFORM LEAK CHECKS
73
Patent #:
Issue Dt:
06/30/2020
Application #:
15686963
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
02/28/2019
Title:
METHODS AND SYSTEMS FOR INHIBITING BONDING MATERIALS FROM CONTAMINATING A SEMICONDUCTOR PROCESSING TOOL
74
Patent #:
Issue Dt:
12/18/2018
Application #:
15686996
Filing Dt:
08/25/2017
Title:
MITIGATING LINE-TO-LINE CAPACITIVE COUPLING IN A MEMORY DIE
75
Patent #:
Issue Dt:
10/02/2018
Application #:
15687015
Filing Dt:
08/25/2017
Title:
COLD FLUID SEMICONDUCTOR DEVICE RELEASE DURING PICK AND PLACE OPERATIONS, AND ASSOCIATED SYSTEMS AND METHODS
76
Patent #:
Issue Dt:
08/27/2019
Application #:
15687019
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SELF-REFERENCING MEMORY DEVICE
77
Patent #:
Issue Dt:
09/24/2019
Application #:
15687038
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SELF-SELECTING MEMORY CELL WITH DIELECTRIC BARRIER
78
Patent #:
Issue Dt:
08/10/2021
Application #:
15687069
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
02/28/2019
Title:
METHODS OF MEMORY ADDRESS VERIFICATION AND MEMORY DEVICES EMPLOYING THE SAME
79
Patent #:
Issue Dt:
04/16/2019
Application #:
15687169
Filing Dt:
08/25/2017
Publication #:
Pub Dt:
02/28/2019
Title:
METHODS OF MEMORY ADDRESS VERIFICATION AND MEMORY DEVICES EMPLOYING THE SAME
80
Patent #:
Issue Dt:
10/08/2019
Application #:
15687499
Filing Dt:
08/27/2017
Publication #:
Pub Dt:
12/28/2017
Title:
METHODS OF FORMING ELECTROMAGNETIC RADIATION CONDUITS
81
Patent #:
Issue Dt:
03/20/2018
Application #:
15687504
Filing Dt:
08/27/2017
Publication #:
Pub Dt:
12/07/2017
Title:
Electromagnetic Radiation Emitters and Conduit Structures
82
Patent #:
Issue Dt:
12/10/2019
Application #:
15687506
Filing Dt:
08/27/2017
Publication #:
Pub Dt:
12/28/2017
Title:
FLUORIMETRY SYSTEMS
83
Patent #:
Issue Dt:
07/17/2018
Application #:
15687509
Filing Dt:
08/27/2017
Publication #:
Pub Dt:
12/07/2017
Title:
Methods of Forming Nanofluidic Channels
84
Patent #:
Issue Dt:
06/25/2019
Application #:
15687581
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
02/28/2019
Title:
ERASING MEMORY CELLS
85
Patent #:
Issue Dt:
03/24/2020
Application #:
15687636
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/28/2017
Title:
VIAS AND CONDUCTIVE ROUTING LAYERS IN SEMICONDUCTOR SUBSTRATES
86
Patent #:
Issue Dt:
04/30/2019
Application #:
15687691
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
SEMICONDUCTOR DEVICES INCLUDING CONDUCTIVE PILLARS
87
Patent #:
Issue Dt:
07/31/2018
Application #:
15687710
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/07/2017
Title:
PROGRAMMING MEMORIES WITH STEPPED PROGRAMMING PULSES INCLUDING INHIBITING A MEMORY CELL FOR A PORTION OF A PROGRAMMING PULSE AND ENABLING THAT MEMORY CELL FOR ANOTHER PORTION OF THAT PROGRAMMING PULSE
88
Patent #:
Issue Dt:
12/25/2018
Application #:
15687732
Filing Dt:
08/28/2017
Title:
APPARATUS CONTAINING CIRCUIT-PROTECTION DEVICES
89
Patent #:
Issue Dt:
07/31/2018
Application #:
15687813
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
APPARATUSES AND METHODS FOR CONVERTING A MASK TO AN INDEX
90
Patent #:
Issue Dt:
08/06/2019
Application #:
15687830
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
02/28/2019
Title:
SEMICONDUCTOR DEVICES INCLUDING CAPACITORS, RELATED ELECTRONIC SYSTEMS, AND RELATED METHODS
91
Patent #:
Issue Dt:
06/09/2020
Application #:
15688027
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
CROSS-POINT MEMORY AND METHODS FOR FABRICATION OF SAME
92
Patent #:
Issue Dt:
12/17/2019
Application #:
15688260
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
APPARATUSES HAVING A FERROELECTRIC FIELD-EFFECT TRANSISTOR MEMORY ARRAY AND RELATED METHOD
93
Patent #:
Issue Dt:
07/03/2018
Application #:
15688308
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE PACKAGE INCLUDING A CONTROLLER ELEMENT
94
Patent #:
Issue Dt:
04/10/2018
Application #:
15688348
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
DIVISION OPERATIONS IN MEMORY
95
Patent #:
Issue Dt:
05/01/2018
Application #:
15688545
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
96
Patent #:
Issue Dt:
06/16/2020
Application #:
15688645
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
02/28/2019
Title:
MEMORY ARRAY RESET READ OPERATION
97
Patent #:
Issue Dt:
01/05/2021
Application #:
15688667
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
12/14/2017
Title:
APPARATUS AND METHODS TO PERFORM READ-WHILE WRITE (RWW) OPERATIONS
98
Patent #:
Issue Dt:
04/03/2018
Application #:
15688680
Filing Dt:
08/28/2017
Publication #:
Pub Dt:
01/04/2018
Title:
DYNAMIC ADJUSTMENT OF MEMORY CELL DIGIT LINE CAPACITANCE
99
Patent #:
Issue Dt:
01/08/2019
Application #:
15688945
Filing Dt:
08/29/2017
Title:
REFRESH IN NON-VOLATILE MEMORY
100
Patent #:
Issue Dt:
02/25/2020
Application #:
15689017
Filing Dt:
08/29/2017
Publication #:
Pub Dt:
02/28/2019
Title:
DECODE CIRCUITRY COUPLED TO A MEMORY ARRAY
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/31/2024 05:37 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT