skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047243/0001   Pages: 959
Recorded: 08/23/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
08/08/2017
Application #:
14866250
Filing Dt:
09/25/2015
Publication #:
Pub Dt:
03/30/2017
Title:
SYSTEM AND METHOD FOR DUTY CYCLE CORRECTION
2
Patent #:
Issue Dt:
07/16/2019
Application #:
14866371
Filing Dt:
09/25/2015
Publication #:
Pub Dt:
03/30/2017
Title:
SYSTEMS AND METHODS FOR REDUCING TEMPERATURE SENSOR READING VARIATION DUE TO DEVICE MISMATCH
3
Patent #:
Issue Dt:
07/04/2017
Application #:
14867139
Filing Dt:
09/28/2015
Publication #:
Pub Dt:
01/21/2016
Title:
DATA COMPRESSION AND MANAGEMENT
4
Patent #:
Issue Dt:
05/02/2017
Application #:
14867185
Filing Dt:
09/28/2015
Publication #:
Pub Dt:
01/21/2016
Title:
MEMORY CELL WITH INDEPENDENTLY-SIZED ELEMENTS
5
Patent #:
Issue Dt:
01/09/2018
Application #:
14867914
Filing Dt:
09/28/2015
Publication #:
Pub Dt:
01/21/2016
Title:
MULTI-TIERED SEMICONDUCTOR DEVICES AND ASSOCIATED METHODS
6
Patent #:
Issue Dt:
08/15/2017
Application #:
14867948
Filing Dt:
09/28/2015
Publication #:
Pub Dt:
01/21/2016
Title:
SHIELDED VERTICALLY STACKED DATA LINE ARCHITECTURE FOR MEMORY
7
Patent #:
Issue Dt:
10/23/2018
Application #:
14867985
Filing Dt:
09/28/2015
Publication #:
Pub Dt:
01/21/2016
Title:
MEMORY REFRESH METHODS AND APPARATUSES
8
Patent #:
Issue Dt:
10/17/2017
Application #:
14868047
Filing Dt:
09/28/2015
Publication #:
Pub Dt:
01/21/2016
Title:
METHOD AND APPARATUS FOR COMPILING REGULAR EXPRESSIONS
9
Patent #:
Issue Dt:
03/28/2017
Application #:
14868604
Filing Dt:
09/29/2015
Publication #:
Pub Dt:
04/07/2016
Title:
THRESHOLD VOLTAGE DISTRIBUTION DETERMINATION
10
Patent #:
Issue Dt:
01/24/2017
Application #:
14868896
Filing Dt:
09/29/2015
Publication #:
Pub Dt:
01/21/2016
Title:
DESCENDING SET VERIFY FOR PHASE CHANGE MEMORY
11
Patent #:
Issue Dt:
06/28/2016
Application #:
14869546
Filing Dt:
09/29/2015
Publication #:
Pub Dt:
01/21/2016
Title:
SEMICONDUCTOR DEVICE WITH STRAINED CHANNELS
12
Patent #:
Issue Dt:
09/06/2016
Application #:
14871723
Filing Dt:
09/30/2015
Publication #:
Pub Dt:
01/28/2016
Title:
APPARATUSES AND METHODS FOR PROVIDING STROBE SIGNALS TO MEMORIES
13
Patent #:
Issue Dt:
08/02/2016
Application #:
14872455
Filing Dt:
10/01/2015
Publication #:
Pub Dt:
01/28/2016
Title:
DETERMINING A LOCATION OF A MEMORY DEVICE IN A SOLID STATE DEVICE
14
Patent #:
Issue Dt:
08/16/2016
Application #:
14873089
Filing Dt:
10/01/2015
Publication #:
Pub Dt:
01/28/2016
Title:
METHODS OF FORMING PATTERNS WITH A MASK FORMED UTILIZING A BRUSH LAYER
15
Patent #:
Issue Dt:
08/01/2017
Application #:
14873893
Filing Dt:
10/02/2015
Publication #:
Pub Dt:
01/28/2016
Title:
MEMORY DEVICES INCLUDING CAPACITOR STRUCTURES HAVING IMPROVED AREA EFFICIENCY
16
Patent #:
Issue Dt:
01/08/2019
Application #:
14874064
Filing Dt:
10/02/2015
Publication #:
Pub Dt:
02/18/2016
Title:
HIGH VOLTAGE SOLID-STATE TRANSDUCERS AND SOLID-STATE TRANSDUCER ARRAYS HAVING ELECTRICAL CROSS-CONNECTIONS AND ASSOCIATED SYSTEMS AND METHODS
17
Patent #:
Issue Dt:
12/05/2017
Application #:
14874068
Filing Dt:
10/02/2015
Publication #:
Pub Dt:
04/07/2016
Title:
COMPUTING REDUCTION AND PREFIX SUM OPERATIONS IN MEMORY
18
Patent #:
Issue Dt:
04/10/2018
Application #:
14874151
Filing Dt:
10/02/2015
Publication #:
Pub Dt:
04/07/2016
Title:
MULTIDIMENSIONAL CONTIGUOUS MEMORY ALLOCATION
19
Patent #:
Issue Dt:
03/21/2017
Application #:
14874652
Filing Dt:
10/05/2015
Publication #:
Pub Dt:
01/28/2016
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE COMPRISING FIRST AND SECOND NITRIDE LAYERS
20
Patent #:
Issue Dt:
07/12/2022
Application #:
14874841
Filing Dt:
10/05/2015
Publication #:
Pub Dt:
04/06/2017
Title:
SOLID STATE STORAGE DEVICE WITH VARIABLE LOGICAL CAPACITY BASED ON MEMORY LIFECYCLE
21
Patent #:
Issue Dt:
06/07/2022
Application #:
14875493
Filing Dt:
10/05/2015
Publication #:
Pub Dt:
01/28/2016
Title:
SEMICONDUCTOR DEVICE STRUCTURES WITH LINERS
22
Patent #:
Issue Dt:
03/07/2017
Application #:
14877006
Filing Dt:
10/07/2015
Publication #:
Pub Dt:
02/04/2016
Title:
RESISTANCE VARIABLE MEMORY CELL STRUCTURES AND METHODS
23
Patent #:
NONE
Issue Dt:
Application #:
14877212
Filing Dt:
10/07/2015
Publication #:
Pub Dt:
02/11/2016
Title:
MEMORY CELL SUPPORT LATTICE
24
Patent #:
Issue Dt:
03/27/2018
Application #:
14877360
Filing Dt:
10/07/2015
Publication #:
Pub Dt:
01/28/2016
Title:
THROUGH-SUBSTRATE VIA (TSV) TESTING
25
Patent #:
Issue Dt:
05/23/2017
Application #:
14877997
Filing Dt:
10/08/2015
Publication #:
Pub Dt:
01/28/2016
Title:
SEMICONDUCTOR DEVICES INCLUDING STAIR STEP STRUCTURES, AND RELATED METHODS
26
Patent #:
Issue Dt:
08/22/2017
Application #:
14878354
Filing Dt:
10/08/2015
Publication #:
Pub Dt:
01/28/2016
Title:
APPARATUSES AND METHODS FOR TARGETED REFRESHING OF MEMORY
27
Patent #:
Issue Dt:
10/18/2016
Application #:
14878452
Filing Dt:
10/08/2015
Publication #:
Pub Dt:
01/28/2016
Title:
APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
28
Patent #:
Issue Dt:
09/19/2017
Application #:
14879363
Filing Dt:
10/09/2015
Publication #:
Pub Dt:
02/04/2016
Title:
SEMICONDUCTOR DEVICE STRUCTURES INLCUDING A DISTRIBUTED BRAGG REFLECTOR
29
Patent #:
Issue Dt:
11/28/2017
Application #:
14880504
Filing Dt:
10/12/2015
Publication #:
Pub Dt:
02/04/2016
Title:
APPARATUSES AND METHODS FOR OPERATING A MEMORY DEVICE
30
Patent #:
Issue Dt:
03/14/2017
Application #:
14881630
Filing Dt:
10/13/2015
Publication #:
Pub Dt:
02/04/2016
Title:
MEMORY ELEMENTS USING SELF-ALIGNED PHASE CHANGE MATERIAL LAYERS AND METHODS OF MANUFACTURING SAME
31
Patent #:
Issue Dt:
05/16/2017
Application #:
14882088
Filing Dt:
10/13/2015
Publication #:
Pub Dt:
04/07/2016
Title:
MICROELECTRONIC DIE PACKAGES WITH METAL LEADS, INCLUDING METAL LEADS FOR STACKED DIE PACKAGES, AND ASSOCIATED SYSTEMS AND METHODS
32
Patent #:
Issue Dt:
05/30/2017
Application #:
14883377
Filing Dt:
10/14/2015
Publication #:
Pub Dt:
04/20/2017
Title:
APPARATUSES AND METHODS FOR ARBITRATING A SHARED TERMINAL FOR CALIBRATION OF AN IMPEDANCE TERMINATION
33
Patent #:
Issue Dt:
09/19/2017
Application #:
14883454
Filing Dt:
10/14/2015
Publication #:
Pub Dt:
04/20/2017
Title:
APPARATUSES AND METHODS FOR ARBITRATING A SHARED TERMINAL FOR CALIBRATION OF AN IMPEDANCE TERMINATION
34
Patent #:
Issue Dt:
07/05/2016
Application #:
14884035
Filing Dt:
10/15/2015
Publication #:
Pub Dt:
02/04/2016
Title:
Memory Cells and Methods of Forming Memory Cells
35
Patent #:
Issue Dt:
08/15/2017
Application #:
14885230
Filing Dt:
10/16/2015
Publication #:
Pub Dt:
02/04/2016
Title:
MEMORY DEVICE ARCHITECTURE
36
Patent #:
Issue Dt:
12/25/2018
Application #:
14885546
Filing Dt:
10/16/2015
Publication #:
Pub Dt:
04/21/2016
Title:
MULTIPLE ENDIANNESS COMPATIBILITY
37
Patent #:
Issue Dt:
03/29/2016
Application #:
14886536
Filing Dt:
10/19/2015
Publication #:
Pub Dt:
02/11/2016
Title:
METHODS AND APPARATUS FOR SENSING A MEMORY CELL
38
Patent #:
Issue Dt:
01/02/2018
Application #:
14887033
Filing Dt:
10/19/2015
Publication #:
Pub Dt:
02/11/2016
Title:
METHOD AND SYSTEM FOR GENERATING OBJECT CODE TO FACILITATE PREDICTIVE MEMORY RETRIEVAL
39
Patent #:
Issue Dt:
06/06/2017
Application #:
14887138
Filing Dt:
10/19/2015
Publication #:
Pub Dt:
02/11/2016
Title:
SEMICONDUCTOR DEVICE INCLUDING A TEMPERATURE SENSOR CIRCUIT
40
Patent #:
Issue Dt:
01/09/2018
Application #:
14887217
Filing Dt:
10/19/2015
Publication #:
Pub Dt:
04/20/2017
Title:
METHOD AND APPARATUS FOR DECODING COMMANDS
41
Patent #:
Issue Dt:
05/15/2018
Application #:
14887359
Filing Dt:
10/20/2015
Publication #:
Pub Dt:
02/11/2016
Title:
INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS AND THEIR FORMATION
42
Patent #:
Issue Dt:
12/25/2018
Application #:
14887951
Filing Dt:
10/20/2015
Publication #:
Pub Dt:
04/20/2017
Title:
LOGICAL ADDRESS HISTORY MANAGEMENT IN MEMORY DEVICE
43
Patent #:
Issue Dt:
10/25/2016
Application #:
14918249
Filing Dt:
10/20/2015
Publication #:
Pub Dt:
02/11/2016
Title:
DATA PATHS USING A FIRST SIGNAL TO CAPTURE DATA AND A SECOND SIGNAL TO OUTPUT DATA AND METHODS FOR PROVIDING DATA
44
Patent #:
Issue Dt:
11/29/2016
Application #:
14918346
Filing Dt:
10/20/2015
Publication #:
Pub Dt:
02/11/2016
Title:
MULTI-LEVEL SIGNALING
45
Patent #:
Issue Dt:
12/20/2016
Application #:
14918364
Filing Dt:
10/20/2015
Publication #:
Pub Dt:
02/11/2016
Title:
CONTROL OF PAGE ACCESS IN MEMORY
46
Patent #:
Issue Dt:
08/14/2018
Application #:
14920018
Filing Dt:
10/22/2015
Publication #:
Pub Dt:
02/11/2016
Title:
SELF-ASSEMBLED NANOSTRUCTURES INCLUDING METAL OXIDES AND SEMICONDUCTOR STRUCTURES COMPRISED THEREOF
47
Patent #:
Issue Dt:
09/04/2018
Application #:
14920394
Filing Dt:
10/22/2015
Publication #:
Pub Dt:
04/27/2017
Title:
APPARATUSES AND METHODS FOR HEAT TRANSFER FROM PACKAGED SEMICONDUCTOR DIE
48
Patent #:
Issue Dt:
12/04/2018
Application #:
14920537
Filing Dt:
10/22/2015
Publication #:
Pub Dt:
06/30/2016
Title:
SORT OPERATION IN MEMORY
49
Patent #:
Issue Dt:
10/03/2017
Application #:
14921509
Filing Dt:
10/23/2015
Publication #:
Pub Dt:
05/05/2016
Title:
APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
50
Patent #:
Issue Dt:
09/25/2018
Application #:
14921877
Filing Dt:
10/23/2015
Publication #:
Pub Dt:
04/14/2016
Title:
METHOD AND APPARATUS FOR CONFIGURING WRITE PERFORMANCE FOR ELECTRICALLY WRITABLE MEMORY DEVICES
51
Patent #:
Issue Dt:
11/05/2019
Application #:
14923269
Filing Dt:
10/26/2015
Publication #:
Pub Dt:
04/27/2017
Title:
COMMAND PACKETS FOR THE DIRECT CONTROL OF NON-VOLATILE MEMORY CHANNELS WITHIN A SOLID STATE DRIVE
52
Patent #:
Issue Dt:
10/17/2017
Application #:
14925589
Filing Dt:
10/28/2015
Publication #:
Pub Dt:
02/18/2016
Title:
FLOATING GATE MEMORY CELLS IN VERTICAL MEMORY
53
Patent #:
Issue Dt:
03/21/2017
Application #:
14926276
Filing Dt:
10/29/2015
Publication #:
Pub Dt:
02/18/2016
Title:
VERTICAL SOLID-STATE TRANSDUCERS HAVING BACKSIDE TERMINALS AND ASSOCIATED SYSTEMS AND METHODS
54
Patent #:
Issue Dt:
10/22/2019
Application #:
14927061
Filing Dt:
10/29/2015
Publication #:
Pub Dt:
05/04/2017
Title:
MEMORY CELLS CONFIGURED IN MULTIPLE CONFIGURATION MODES
55
Patent #:
Issue Dt:
04/09/2019
Application #:
14927217
Filing Dt:
10/29/2015
Publication #:
Pub Dt:
05/04/2017
Title:
Integrated Assemblies Containing Germanium
56
Patent #:
Issue Dt:
01/17/2017
Application #:
14927316
Filing Dt:
10/29/2015
Publication #:
Pub Dt:
03/03/2016
Title:
Integrated Memory and Methods of Forming Repeating Structures
57
Patent #:
Issue Dt:
05/05/2020
Application #:
14927329
Filing Dt:
10/29/2015
Publication #:
Pub Dt:
05/04/2017
Title:
APPARATUSES AND METHODS FOR ADJUSTING WRITE PARAMETERS BASED ON A WRITE COUNT
58
Patent #:
Issue Dt:
07/09/2019
Application #:
14927721
Filing Dt:
10/30/2015
Publication #:
Pub Dt:
02/18/2016
Title:
SEMICONDUCTOR DEVICES AND SYSTEMS INCLUDING MEMORY CELLS AND RELATED METHODS OF FABRICATION
59
Patent #:
Issue Dt:
10/11/2016
Application #:
14928159
Filing Dt:
10/30/2015
Publication #:
Pub Dt:
02/18/2016
Title:
METHODS OF FORMING PATTERNS FOR SEMICONDUCTOR DEVICE STRUCTURES
60
Patent #:
Issue Dt:
12/25/2018
Application #:
14928988
Filing Dt:
10/30/2015
Publication #:
Pub Dt:
05/04/2017
Title:
DATA TRANSFER TECHNIQUES FOR MULTIPLE DEVICES ON A SHARED BUS
61
Patent #:
Issue Dt:
06/26/2018
Application #:
14929070
Filing Dt:
10/30/2015
Publication #:
Pub Dt:
02/25/2016
Title:
Constructions Comprising Rutile-Type Titanium Oxide; And Methods of Forming And Utilizing Rutile-Type Titanium Oxide
62
Patent #:
Issue Dt:
07/12/2016
Application #:
14929853
Filing Dt:
11/02/2015
Publication #:
Pub Dt:
02/25/2016
Title:
Circuit Structures, Memory Circuitry, and Methods
63
Patent #:
Issue Dt:
06/21/2016
Application #:
14930504
Filing Dt:
11/02/2015
Publication #:
Pub Dt:
03/10/2016
Title:
Methods of Forming Semiconductor Constructions
64
Patent #:
Issue Dt:
11/06/2018
Application #:
14930524
Filing Dt:
11/02/2015
Publication #:
Pub Dt:
02/25/2016
Title:
Semiconductor Constructions; and Methods for Providing Electrically Conductive Material Within Openings
65
Patent #:
Issue Dt:
10/24/2017
Application #:
14931073
Filing Dt:
11/03/2015
Publication #:
Pub Dt:
02/25/2016
Title:
Methods Of Forming Capacitors
66
Patent #:
Issue Dt:
05/09/2017
Application #:
14931152
Filing Dt:
11/03/2015
Publication #:
Pub Dt:
02/25/2016
Title:
Methods of Forming Memory Arrays
67
Patent #:
Issue Dt:
12/27/2016
Application #:
14932503
Filing Dt:
11/04/2015
Publication #:
Pub Dt:
02/25/2016
Title:
APPARATUS, ELECTRONIC DEVICES AND METHODS ASSOCIATED WITH AN OPERATIVE TRANSITION FROM A FIRST INTERFACE TO A SECOND INTERFACE
68
Patent #:
Issue Dt:
05/22/2018
Application #:
14932707
Filing Dt:
11/04/2015
Publication #:
Pub Dt:
05/04/2017
Title:
THREE-DIMENSIONAL MEMORY APPARATUSES AND METHODS OF USE
69
Patent #:
Issue Dt:
11/20/2018
Application #:
14932746
Filing Dt:
11/04/2015
Publication #:
Pub Dt:
05/04/2017
Title:
APPARATUSES AND METHODS INCLUDING MEMORY AND OPERATION OF SAME
70
Patent #:
Issue Dt:
03/06/2018
Application #:
14933874
Filing Dt:
11/05/2015
Publication #:
Pub Dt:
05/11/2017
Title:
APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING MULTIPLE MEMORY PLANES OF A MEMORY DURING A MEMORY ACCESS OPERATION
71
Patent #:
Issue Dt:
01/16/2018
Application #:
14934659
Filing Dt:
11/06/2015
Publication #:
Pub Dt:
05/11/2017
Title:
ENHANCED CHARGE STORAGE MATERIALS, RELATED SEMICONDUCTOR MEMORY CELLS AND SEMICONDUCTOR DEVICES, AND RELATED SYSTEMS AND METHODS
72
Patent #:
NONE
Issue Dt:
Application #:
14935049
Filing Dt:
11/06/2015
Publication #:
Pub Dt:
03/03/2016
Title:
A SEMICONDUCTOR CONSTRUCTION COMPRISING ELECTRICALLY INSULATIVE MATERIAL FILLING A TRENCH HAVING AN UPPER WIDE PORTION OVER AND JOINING A NORROW BOTTOM PORTION
73
Patent #:
Issue Dt:
01/24/2017
Application #:
14935196
Filing Dt:
11/06/2015
Title:
RESISTIVE MEMORY ELEMENTS INCLUDING BUFFER MATERIALS, AND RELATED MEMORY CELLS, MEMORY DEVICES, ELECTRONIC SYSTEMS
74
Patent #:
Issue Dt:
12/11/2018
Application #:
14935744
Filing Dt:
11/09/2015
Publication #:
Pub Dt:
03/03/2016
Title:
NONCONSECUTIVE SENSING OF MULTILEVEL MEMORY CELLS
75
Patent #:
Issue Dt:
07/04/2017
Application #:
14936013
Filing Dt:
11/09/2015
Publication #:
Pub Dt:
03/03/2016
Title:
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING FERROELECTRIC MEMORY CELLS
76
Patent #:
Issue Dt:
12/27/2016
Application #:
14936186
Filing Dt:
11/09/2015
Publication #:
Pub Dt:
03/03/2016
Title:
SYSTEMS, METHODS AND DEVICES FOR PROGRAMMING A MULTILEVEL RESISTIVE MEMORY CELL
77
Patent #:
Issue Dt:
08/28/2018
Application #:
14936209
Filing Dt:
11/09/2015
Publication #:
Pub Dt:
03/03/2016
Title:
SYSTEMS AND METHODS FOR ACCESSING MEMORY
78
Patent #:
Issue Dt:
04/10/2018
Application #:
14936542
Filing Dt:
11/09/2015
Publication #:
Pub Dt:
05/11/2017
Title:
WIRING WITH EXTERNAL TERMINAL
79
Patent #:
Issue Dt:
02/07/2017
Application #:
14936719
Filing Dt:
11/10/2015
Publication #:
Pub Dt:
03/03/2016
Title:
MEMORY DEVICE HAVING A DIFFERENT SOURCE LINE COUPLED TO EACH OF A PLURALITY OF LAYERS OF MEMORY CELL ARRAYS
80
Patent #:
Issue Dt:
09/05/2017
Application #:
14938193
Filing Dt:
11/11/2015
Publication #:
Pub Dt:
03/03/2016
Title:
ASYNCHRONOUS/SYNCHRONOUS INTERFACE
81
Patent #:
Issue Dt:
08/14/2018
Application #:
14939076
Filing Dt:
11/12/2015
Publication #:
Pub Dt:
03/03/2016
Title:
NON-VOLATILE MEMORY WITH LPDRAM
82
Patent #:
Issue Dt:
07/04/2017
Application #:
14940248
Filing Dt:
11/13/2015
Publication #:
Pub Dt:
03/10/2016
Title:
MEMORY SYSTEM DATA MANAGEMENT
83
Patent #:
Issue Dt:
10/03/2017
Application #:
14940327
Filing Dt:
11/13/2015
Publication #:
Pub Dt:
03/10/2016
Title:
METHODS FOR PROVIDING REDUNDANCY IN A MEMORY ARRAY COMPRISING MAPPING PORTIONS OF DATA ASSOCIATED WITH A DEFECTIVE ADDRESS
84
Patent #:
Issue Dt:
08/09/2016
Application #:
14940935
Filing Dt:
11/13/2015
Publication #:
Pub Dt:
03/10/2016
Title:
DETERMINING SOFT DATA FROM A HARD READ
85
Patent #:
Issue Dt:
02/07/2017
Application #:
14941088
Filing Dt:
11/13/2015
Publication #:
Pub Dt:
03/10/2016
Title:
MULTI-BIT FERROELECTRIC MEMORY DEVICE AND METHODS OF FORMING THE SAME
86
Patent #:
NONE
Issue Dt:
Application #:
14941288
Filing Dt:
11/13/2015
Publication #:
Pub Dt:
04/28/2016
Title:
Low-Resistance Interconnects and Methods of Making Same
87
Patent #:
Issue Dt:
07/18/2017
Application #:
14941365
Filing Dt:
11/13/2015
Publication #:
Pub Dt:
06/16/2016
Title:
METHODS, ARTICLES AND DEVICES FOR PULSE ADJUSTMENTS TO PROGRAM A MEMORY CELL
88
Patent #:
Issue Dt:
06/27/2017
Application #:
14942533
Filing Dt:
11/16/2015
Publication #:
Pub Dt:
03/10/2016
Title:
THREE-DIMENSIONAL STRUCTURED MEMORY DEVICES
89
Patent #:
Issue Dt:
08/08/2017
Application #:
14942573
Filing Dt:
11/16/2015
Publication #:
Pub Dt:
05/18/2017
Title:
VERTICAL MEMORY BLOCKS AND RELATED DEVICES AND METHODS
90
Patent #:
Issue Dt:
12/26/2017
Application #:
14942693
Filing Dt:
11/16/2015
Publication #:
Pub Dt:
03/10/2016
Title:
CMOS FABRICATION
91
Patent #:
Issue Dt:
07/18/2017
Application #:
14942701
Filing Dt:
11/16/2015
Publication #:
Pub Dt:
03/10/2016
Title:
APPARATUSES AND METHODS FOR A MEMORY DIE ARCHITECTURE INCLUDING AN INTERFACE MEMORY
92
Patent #:
Issue Dt:
10/03/2017
Application #:
14942823
Filing Dt:
11/16/2015
Publication #:
Pub Dt:
05/18/2017
Title:
METHODS OF FORMING INTEGRATED STRUCTURES
93
Patent #:
Issue Dt:
10/11/2016
Application #:
14943113
Filing Dt:
11/17/2015
Publication #:
Pub Dt:
03/10/2016
Title:
OPERATION MANAGEMENT IN A MEMORY DEVICE
94
Patent #:
Issue Dt:
10/03/2017
Application #:
14943541
Filing Dt:
11/17/2015
Publication #:
Pub Dt:
05/18/2017
Title:
ERASING MEMORY SEGMENTS IN A MEMORY BLOCK OF MEMORY CELLS USING SELECT GATE CONTROL LINE VOLTAGES
95
Patent #:
Issue Dt:
12/11/2018
Application #:
14944622
Filing Dt:
11/18/2015
Publication #:
Pub Dt:
03/10/2016
Title:
APPARATUSES INCLUDING A MEMORY ARRAY WITH SEPARATE GLOBAL READ AND WRITE LINES AND/OR SENSE AMPLIFIER REGION COLUMN SELECT LINE AND RELATED METHODS
96
Patent #:
Issue Dt:
11/14/2017
Application #:
14946486
Filing Dt:
11/19/2015
Publication #:
Pub Dt:
03/17/2016
Title:
PHOTOLITHOGRAPHY SYSTEMS AND ASSOCIATED METHODS OF OVERLAY ERROR CORRECTION
97
Patent #:
NONE
Issue Dt:
Application #:
14947122
Filing Dt:
11/20/2015
Publication #:
Pub Dt:
05/25/2017
Title:
INPUT RECEIVER CIRCUIT
98
Patent #:
Issue Dt:
11/22/2016
Application #:
14947455
Filing Dt:
11/20/2015
Publication #:
Pub Dt:
03/24/2016
Title:
MEMORY INCLUDING A SELECTOR SWITCH ON A VARIABLE RESISTANCE MEMORY CELL
99
Patent #:
Issue Dt:
01/24/2017
Application #:
14947978
Filing Dt:
11/20/2015
Publication #:
Pub Dt:
03/17/2016
Title:
STT-MRAM CELL STRUCTURE INCORPORATING PIEZOELECTRIC STRESS MATERIAL
100
Patent #:
Issue Dt:
12/25/2018
Application #:
14948074
Filing Dt:
11/20/2015
Publication #:
Pub Dt:
05/25/2017
Title:
THROUGH SUBSTRATE VIA LINER DENSIFICATION
Assignor
1
Exec Dt:
06/29/2018
Assignee
1
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/27/2024 08:37 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT