|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09687623
|
Filing Dt:
|
10/12/2000
|
|
Title:
|
METHOD AND APPARATUS FOR A LAYER STRUCTURE DIRECTORY FOR COMMON HARDWARE INTERFACE MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09690120
|
Filing Dt:
|
10/12/2000
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS MAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09695966
|
Filing Dt:
|
10/25/2000
|
|
Title:
|
TIME CONSTRAINED SENSOR DATA RETRIEVAL SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09697119
|
Filing Dt:
|
10/27/2000
|
|
Title:
|
ADAPTIVE PHASE SHIFT FILTRATION OF POINTER JUSTIFICATION JITTER IN SYNCHRONOUS-PLESIOSYNCHRONOUS SIGNAL DESYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09698891
|
Filing Dt:
|
10/27/2000
|
|
Title:
|
DATA COMMUNICATION INTERFACE BETWEEN HOST AND SLAVE PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09709654
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
Controlled analogue driver system
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09710220
|
Filing Dt:
|
11/10/2000
|
|
Title:
|
ENCODER WITHIN A COMMUNICATION SYSTEM THAT AVOIDS ENCODED DC ACCUMULATION AND CAN USE CODING VIOLATIONS TO SYNCHRONIZE A DECODER AND DETECT TRANSMISSION ERRORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09711420
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
INTEGRATED CIRCUIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09711482
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED CURRENT MIRROR IMPEDANCE AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09711486
|
Filing Dt:
|
11/13/2000
|
|
Title:
|
INTEGRATED CIRCUIT AND METHOD OF CONTROLLING OUTPUT IMPEDANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09713513
|
Filing Dt:
|
11/14/2000
|
|
Title:
|
METHOD OF FORMING SHALLOW TRENCH ISOLATION IN A SILICON WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09714524
|
Filing Dt:
|
11/17/2000
|
|
Title:
|
METHOD AND DEVICE FOR CONTROLLING THE THICKNESS OF A LAYER OF AN INTEGRATED CIRCUIT IN REAL TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09715847
|
Filing Dt:
|
11/17/2000
|
|
Title:
|
ACTIVELY-CONTROLLABLE OPTICAL SWITCHES BASED ON OPTICAL POSITION SENSING AND APPLICATIONS IN OPTICAL SWITCHING ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09718650
|
Filing Dt:
|
11/21/2000
|
|
Title:
|
TIMING INDEPENDENT CURRENT COMPARISON AND SELF-LATCHING DATA CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09721186
|
Filing Dt:
|
11/20/2000
|
|
Title:
|
INTEGRATED CIRCUIT LAYOUT FOR LF - SIGNAL ACQUISITION IN THE CASE OF CONTACTLESS DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09726690
|
Filing Dt:
|
11/29/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
POWER ON CIRCUIT FOR GENERATING RESET SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09728190
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
INDUCTIVELY TUNABLE ANTENNA FOR A RADIO FREQUENCY IDENTIFICATION TAG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09728191
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
MODULATED INPUT SIGNAL FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09728217
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
Radio frequency identification tag on a single layer substrate
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09729749
|
Filing Dt:
|
12/05/2000
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
LINEAR AND MULTI-SINH TRANSCONDUCTANCE CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09731381
|
Filing Dt:
|
12/06/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
CONFIGURABLE OPERATIONAL AMPLIFIER AS A MICROCONTROLLER PERIPHERAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09733543
|
Filing Dt:
|
12/07/2000
|
|
Title:
|
SELECTIVE SUBSTRATE IMPLANT PROCESS FOR DECOUPLING ANALOG AND DIGITAL GROUNDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09734632
|
Filing Dt:
|
12/11/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
|
Title:
|
PROCEDURE FOR INCREASING THE MANIPULATION SECURITY FOR A BI-DIRECTIONAL CONTACTLESS DATA TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09742861
|
Filing Dt:
|
12/20/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
|
Title:
|
INTEGRATED CIRCUIT PROVIDED WITH MEAND FOR CALIBRATING AN ELECTRIC MODULE AND METHOD FOR CALIBRATING AN ELECTRIC MODULE OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09745034
|
Filing Dt:
|
12/20/2000
|
|
Title:
|
METHOD AND SYSTEM FOR FLOW CONTROL DURING THE DATA OUT PHASE OF THE PACKETIZED SCSI PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
09752504
|
Filing Dt:
|
12/27/2000
|
|
Title:
|
METHODS FOR MANAGING HOST ADAPTER SETTINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
09764169
|
Filing Dt:
|
01/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
INPUT/OUTPUT CONTINUITY TEST MODE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09765093
|
Filing Dt:
|
01/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS USING DIRECTIONAL ANTENNA OR LEARNING MODES FOR TIRE INFLATION PRESSURE MONITORING AND LOCATION DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09765094
|
Filing Dt:
|
01/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
TIRE INFLATION PRESSURE MONITORING AND LOCATION DETERMINING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09766094
|
Filing Dt:
|
01/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SIGNAL FREQUENCY DECODING WITHOUT AN ANALOG BANDPASS FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09768859
|
Filing Dt:
|
01/23/2001
|
|
Title:
|
METHOD AND APPARATUS FOR INTELLIGENT FAILOVER IN A MULTI-PATH SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
09768860
|
Filing Dt:
|
01/23/2001
|
|
Title:
|
METHOD AND APPARATUS FOR A SEGREGATED INTERFACE FOR PARAMETER CONFIGURATION IN A MULTI-PATH FAILOVER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
09768957
|
Filing Dt:
|
01/23/2001
|
|
Title:
|
INTELLIGENT LOAD BALANCING FOR A MULTI-PATH STORAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09768984
|
Filing Dt:
|
01/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
|
Title:
|
MEMORY CELL WITH SELF-ALIGNED FLOATING GATE AND SEPARATE SELECT GATE, AND FABRICATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09769679
|
Filing Dt:
|
01/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
APPARATUS FOR SECURE STORAGE OF VEHICLE ODOMETER VALUES AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09775811
|
Filing Dt:
|
02/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
|
Title:
|
MULTI-CHANNEL CLOCK RECOVERY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09784831
|
Filing Dt:
|
02/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
MULTI-PORTAL BRIDGE FOR PROVIDING NETWORK CONNECTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09785121
|
Filing Dt:
|
02/16/2001
|
|
Title:
|
Electronic circuit and method for storing configuration and calibration information in a non-volatile memory array
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
09785598
|
Filing Dt:
|
02/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
|
Title:
|
REFERENCE TIME DISTRIBUTION OVER A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09797798
|
Filing Dt:
|
03/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
|
Title:
|
OUTPUT STAGE AND METHOD OF ENHANCING OUTPUT GAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09798100
|
Filing Dt:
|
03/02/2001
|
|
Title:
|
I/O SUBSYSTEM TOPOLOGY DISCOVERY METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09798275
|
Filing Dt:
|
03/02/2001
|
|
Title:
|
AUTOMATIC ADDRESSING OF EXPANDERS IN I/O SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09798278
|
Filing Dt:
|
03/02/2001
|
|
Title:
|
METHODS FOR ASSIGNING ADDRESSES TO EXPANDED DEVICES IN I/O SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09799328
|
Filing Dt:
|
03/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
SPLIT COMMON SOURCE ON EEPROM ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09802184
|
Filing Dt:
|
03/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
REDUCTION OF DATA DEPENDENT POWER SUPPLY NOISE WHEN SENSING THE STATE OF A MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09804578
|
Filing Dt:
|
03/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
DIGITALLY SWITCHED IMPEDANCE HAVING IMPROVED LINEARITY AND SETTLING TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
09809897
|
Filing Dt:
|
03/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
|
Title:
|
ON-CHIP METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09816801
|
Filing Dt:
|
03/23/2001
|
|
Title:
|
INDEPENDENT ASYNCHRONOUS BOOT BLOCK FOR SYNCHRONOUS NON-VOLATILE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09817215
|
Filing Dt:
|
03/27/2001
|
|
Title:
|
HIGH VOLTAGE MULTIPURPOSE INPUT/OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09826261
|
Filing Dt:
|
04/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
|
Title:
|
CURRENT MEASURING APPARATUS FOR BATTERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
09827273
|
Filing Dt:
|
04/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
|
Title:
|
EVENT DETECTION WITH A DIGITAL PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09836612
|
Filing Dt:
|
04/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
AMPLIFIER PHASE REVERSAL SUPPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09839107
|
Filing Dt:
|
04/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
WIRELESS IC INTERCONNECTION METHOD AND SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09842612
|
Filing Dt:
|
04/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
PROCESS FOR REDUCING THE DECAY AND TRANSIENT TIMES OF OSCILLATING CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09850530
|
Filing Dt:
|
05/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
|
Title:
|
PAD CALIBRATION CIRCUIT WITH ON-CHIP RESISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09856330
|
Filing Dt:
|
05/18/2001
|
|
Title:
|
DIGITAL-TO-ANALOGUE CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09859570
|
Filing Dt:
|
05/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR PROGRAMMABLE CONTROL OF LASER DIODE MODULATION AND OPERATING POINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09860706
|
Filing Dt:
|
05/18/2001
|
|
Title:
|
CONTROL CIRCUIT FOR A NON-VOLATILE MEMORY ARRAY FOR CONTROLLING THE RAMP RATE OF HIGH VOLTAGE APPLIED TO THE MEMORY CELLS AND TO LIMIT THE CURRENT DRAWN THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09862078
|
Filing Dt:
|
05/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
FLASH MEMORY CELL WITH CONTACTLESS BIT LINE, AND PROCESS OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09862080
|
Filing Dt:
|
05/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
FUNCTIONAL PATHWAY CONFIGURATION AT A SYSTEM/IC INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09865504
|
Filing Dt:
|
05/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
TIMING CIRCUIT WITH DUAL PHASE LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09866110
|
Filing Dt:
|
05/25/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SCALABLE ERROR CORRECTION CODE GENERATION PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09866991
|
Filing Dt:
|
05/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
PROGRAMMABLE IDENTIFICATION IN A COMMUNICATIONS CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09870445
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
MODULO ADDRESSING BASED ON ABSOLUTE OFFSET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
09870447
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
VARIABLE CYCLE INTERRUPT DISABLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09870448
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
DYNAMICALLY RECONFIGURABLE DATA SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09870454
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
CONFIGURATION FUSES FOR SETTING PWM OPTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
09870461
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
STICKY Z BIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
09870626
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
PROCESSOR WITH DUAL-DEADTIME PULSE WIDTH MODULATION GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09870648
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
MODIFIED HARVARD ARCHITECTURE PROCESSOR HAVING DATA MEMORY SPACE MAPPED TO PROGRAM MEMORY SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
09870649
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
EUCLIDEAN DISTANCE INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09870650
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
PROCESSOR WITH PULSE WIDTH MODULATION GENERATOR WITH FAULT INPUT PRIORITIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2005
|
Application #:
|
09870711
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
MAXIMALLY NEGATIVE SIGNED FRACTIONAL NUMBER MULTIPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
09870772
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
|
Title:
|
REDUCED POWER OPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
09870944
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
DUAL MODE ARITHMETIC SATURATION PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09877353
|
Filing Dt:
|
06/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
SENSE AMPLIFIER WITH IMPROVED LATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09878054
|
Filing Dt:
|
06/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
CROSSPOINT SWITCH WITH SWITCH MATRIX MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09880545
|
Filing Dt:
|
06/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
|
Title:
|
CHARGE PUMP REGULATOR WITH LOAD CURRENT CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09880664
|
Filing Dt:
|
06/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
APPARATUS FOR TRANSFERRING DATA FROM A MEMORY UNIT TO A DIGITALLY SWITCHED POTENTIOMETER USING A MICORCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09881596
|
Filing Dt:
|
06/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
CIRCUIT WITH SOURCE FOLLOWER OUTPUT STAGE AND ADAPTIVE CURRENT MIRROR BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09884270
|
Filing Dt:
|
06/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
SPARSE BYTE ENABLE INDICATOR FOR HIGH SPEED MEMORY ACCESS ARBITRATION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09891518
|
Filing Dt:
|
06/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
JITTER TOLERANCE IMPROVEMENT BY PHASE FILTRATION IN FEED-FORWARD DATA RECOVERY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09892807
|
Filing Dt:
|
06/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
|
Title:
|
LIMITING AMPLIFIER MODULATOR DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09903919
|
Filing Dt:
|
07/12/2001
|
|
Title:
|
METHOD AND APPARATUS FOR SENSING A MEMORY SIGNAL FROM A SELECTED MEMORY CELL OF A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09904160
|
Filing Dt:
|
07/11/2001
|
|
Title:
|
BITLINE PRECHARGE MATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09909817
|
Filing Dt:
|
07/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
PRECISION PROGRAMMING OF NONVOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09910580
|
Filing Dt:
|
07/20/2001
|
|
Title:
|
METHODS FOR OPTIMIZING MEMORY RESOURCES DURING INITIALIZATION ROUTINES OF A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09916555
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH LOW RESISTANCE SOURCE REGIONS AND HIGH SOURCE COUPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09916618
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH VERTICAL CONTROL GATE SIDEWALLS AND INSULATION SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09916619
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH CONTROL GATE SPACER PORTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09917023
|
Filing Dt:
|
07/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH CONTROL GATES PROTRUDING PORTIONS, AND A MEMORY ARRAY MADE THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09917973
|
Filing Dt:
|
07/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
|
Title:
|
METHOD OF USING A BANDGAP VOLTAGE COMPARATOR IN A LOW VOLTAGE DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09919512
|
Filing Dt:
|
07/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
SWITCHED MODE DIGITAL LOGIC METHOD, SYSTEM AND APPARATUS FOR DIRECTLY DRIVING LCD GLASS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09925289
|
Filing Dt:
|
08/08/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
|
Title:
|
POWER MOS DEVICE WITH ASYMMETRICAL CHANNEL STRUCTURE FOR ENHANCED LINEAR OPERATION CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09927840
|
Filing Dt:
|
08/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
RADIO FREQUENCY IDENTIFICATION TAG ON A SINGLE LAYER SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
09929703
|
Filing Dt:
|
08/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
|
Title:
|
METHOD FOR TRANSMITTING A PLURALITY OF INFORMATION SYMBOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09930811
|
Filing Dt:
|
08/15/2001
|
|
Title:
|
METHOD AND APPARATUS FOR STRAPPING A PLURALITY OF POLYSILICON LINES IN A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09931956
|
Filing Dt:
|
08/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
|
Title:
|
A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH FLOATING GATES HAVING MULTIPLE SHARP EDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09938425
|
Filing Dt:
|
08/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
LDMOS FIELD EFFECT TRANSISTOR WITH IMPROVED RUGGEDNESS IN NARROW CURVED AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09943435
|
Filing Dt:
|
08/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
|
Title:
|
INDUCTORLESS METHOD AND APPARATUS FOR DRIVING ELECTROLUMINESCENT PANELS
|
|
