skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047540/0001   Pages: 843
Recorded: 07/13/2018
Attorney Dkt #:509265/2155
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
10/28/2003
Application #:
09779983
Filing Dt:
02/08/2001
Publication #:
Pub Dt:
08/08/2002
Title:
METHOD OF FORMING CHALCOGENIDE COMPRISING DEVICES, METHOD OF PRECLUDING DIFFUSION OF A METAL INTO ADJACENT CHALCOGENIDE MATERIAL, AND CHALCOGENIDE COMPRISING DEVICES
2
Patent #:
Issue Dt:
12/17/2002
Application #:
09780087
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
PROGRAMMABLE LOGIC ARRAYS WITH ULTRA THIN BODY TRANSISTORS
3
Patent #:
Issue Dt:
03/11/2003
Application #:
09780125
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
OPEN BIT LINE DRAM WITH ULTRA THIN BODY TRANSISTORS
4
Patent #:
Issue Dt:
05/20/2003
Application #:
09780126
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH ULTRA THIN VERTICAL BODY TRANSISTORS
5
Patent #:
Issue Dt:
04/23/2002
Application #:
09780129
Filing Dt:
02/09/2001
Title:
IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH ULTRA THIN VERTICAL BODY TRANSISTORS
6
Patent #:
Issue Dt:
05/06/2003
Application #:
09780130
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
FOLDED BIT LINE DRAM WITH ULTRA THIN BODY TRANSISTORS
7
Patent #:
Issue Dt:
09/10/2002
Application #:
09780144
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
MEMORY ADDRESS AND DECODE CIRCUITS WITH ULTRA THIN BODY TRANSISTORS
8
Patent #:
Issue Dt:
07/23/2002
Application #:
09780169
Filing Dt:
02/09/2001
Publication #:
Pub Dt:
08/15/2002
Title:
FLASH MEMORY WITH ULTRA THIN VERTICAL BODY TRANSISTORS
9
Patent #:
Issue Dt:
01/04/2005
Application #:
09780390
Filing Dt:
02/12/2001
Publication #:
Pub Dt:
08/30/2001
Title:
LOW LEAKAGE DIODES, INCLUDING PHOTODIODES
10
Patent #:
Issue Dt:
11/12/2002
Application #:
09781808
Filing Dt:
02/12/2001
Publication #:
Pub Dt:
10/10/2002
Title:
SHARED REDUNDANCY FOR MEMORY HAVING COLUMN ADDRESSING
11
Patent #:
Issue Dt:
08/10/2004
Application #:
09782498
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
06/28/2001
Title:
SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION
12
Patent #:
Issue Dt:
07/23/2002
Application #:
09782811
Filing Dt:
02/14/2001
Publication #:
Pub Dt:
08/02/2001
Title:
ELECTRODE STRUCTURES, DISPLAY DEVICES CONTAINING THE SAME, AND METHODS FOR MAKING THE SAME
13
Patent #:
Issue Dt:
06/29/2004
Application #:
09782893
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
07/05/2001
Title:
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
14
Patent #:
Issue Dt:
05/11/2004
Application #:
09782913
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
07/05/2001
Title:
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
15
Patent #:
Issue Dt:
08/10/2004
Application #:
09782914
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
07/05/2001
Title:
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
16
Patent #:
Issue Dt:
10/08/2002
Application #:
09784835
Filing Dt:
02/16/2001
Publication #:
Pub Dt:
07/26/2001
Title:
CAPACITOR AND METHOD FOR FORMING THE SAME
17
Patent #:
Issue Dt:
06/11/2002
Application #:
09785042
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
08/30/2001
Title:
CHARGE PUMP BOOSTER DEVICE WITH TRANSFER AND RECOVERY OF THE CHARGE
18
Patent #:
Issue Dt:
07/09/2002
Application #:
09785079
Filing Dt:
02/14/2001
Publication #:
Pub Dt:
01/03/2002
Title:
NON-VOLATILE MEMORY DEVICE WITH CONFIGURABLE ROW REDUNDANCY
19
Patent #:
Issue Dt:
06/11/2002
Application #:
09785083
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
05/02/2002
Title:
VOLTAGE BOOSTER WITH A LOW OUTPUT RESISTANCE
20
Patent #:
Issue Dt:
04/20/2004
Application #:
09786418
Filing Dt:
03/01/2001
Title:
MEMORY SYSTEM
21
Patent #:
Issue Dt:
09/10/2002
Application #:
09788623
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
09/20/2001
Title:
HIGH-EFFICIENCY BIDIRECTIONAL VOLTAGE BOOSTING DEVICE
22
Patent #:
Issue Dt:
09/11/2001
Application #:
09789146
Filing Dt:
02/20/2001
Publication #:
Pub Dt:
06/28/2001
Title:
Inductor with magnetic material layers
23
Patent #:
Issue Dt:
05/28/2002
Application #:
09789892
Filing Dt:
02/21/2001
Publication #:
Pub Dt:
07/19/2001
Title:
Controlling packaging encapsulant leakage
24
Patent #:
Issue Dt:
07/30/2002
Application #:
09790286
Filing Dt:
02/22/2001
Publication #:
Pub Dt:
07/12/2001
Title:
METHODS FOR FORMING IRIDIUM AND PLATINUM CONTAINING FILMS ON SUBSTRATES
25
Patent #:
Issue Dt:
11/26/2002
Application #:
09790525
Filing Dt:
02/23/2001
Publication #:
Pub Dt:
08/29/2002
Title:
DIFFERENTIAL INPUT BUFFER BIAS PULSER
26
Patent #:
Issue Dt:
10/15/2002
Application #:
09792536
Filing Dt:
02/23/2001
Publication #:
Pub Dt:
04/25/2002
Title:
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
27
Patent #:
Issue Dt:
06/25/2002
Application #:
09792537
Filing Dt:
02/23/2001
Publication #:
Pub Dt:
02/28/2002
Title:
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
28
Patent #:
Issue Dt:
09/24/2002
Application #:
09792553
Filing Dt:
02/23/2001
Publication #:
Pub Dt:
02/28/2002
Title:
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
29
Patent #:
Issue Dt:
11/05/2002
Application #:
09792771
Filing Dt:
02/23/2001
Publication #:
Pub Dt:
07/05/2001
Title:
LOW PROFILE MULTI-IC CHIP PACKAGE CONNECTOR
30
Patent #:
Issue Dt:
02/22/2005
Application #:
09792777
Filing Dt:
02/23/2001
Publication #:
Pub Dt:
09/26/2002
Title:
DOPED ALUMINUM OXIDE DIELECTRICS
31
Patent #:
Issue Dt:
05/08/2007
Application #:
09795949
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/02/2001
Title:
HOMOJUNCTION SEMICONDUCTOR DEVICES WITH LOW BARRIER TUNNEL OXIDE CONTACTS
32
Patent #:
Issue Dt:
07/02/2002
Application #:
09796326
Filing Dt:
02/28/2001
Title:
KEEPERS FOR MRAM ELECTRODES
33
Patent #:
Issue Dt:
05/03/2005
Application #:
09797098
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/29/2002
Title:
Methods of forming semiconductor circuitry, and semiconductor circuit constructions
34
Patent #:
Issue Dt:
01/14/2003
Application #:
09797171
Filing Dt:
02/27/2001
Publication #:
Pub Dt:
10/11/2001
Title:
COLUMN DECODER CIRCUIT FOR PAGE READING OF A SEMICONDUCTOR MEMORY
35
Patent #:
Issue Dt:
04/15/2003
Application #:
09797352
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/29/2002
Title:
METHODS OF FORMING PATTERNS ACROSS PHOTORESIST AND METHODS OF FORMING RADIATION-PATTERNING TOOLS
36
Patent #:
Issue Dt:
04/01/2003
Application #:
09797356
Filing Dt:
02/28/2001
Publication #:
Pub Dt:
08/29/2002
Title:
METHODS OF CLEANING SURFACES OF COPPER-CONTAINING MATERIALS, AND METHODS OF FORMING OPENINGS TO COPPER-CONTAINING SUBSTRATES
37
Patent #:
Issue Dt:
07/30/2002
Application #:
09797682
Filing Dt:
03/05/2001
Title:
METHOD OF REDUCING TRAPPED HOLES INDUCED BY ERASE OPERATIONS IN THE TUNNEL OXIDE OF FLASH MEMORY CELLS
38
Patent #:
Issue Dt:
02/19/2002
Application #:
09797792
Filing Dt:
03/02/2001
Title:
PCRAM cell manufacturing
39
Patent #:
Issue Dt:
04/15/2003
Application #:
09797900
Filing Dt:
03/01/2001
Publication #:
Pub Dt:
09/27/2001
Title:
INTEGRATED CIRCUITRY AND METHODS OF FORMING CIRCUITRY
40
Patent #:
Issue Dt:
10/16/2007
Application #:
09798445
Filing Dt:
03/02/2001
Publication #:
Pub Dt:
07/19/2001
Title:
APPARATUS FOR STABILIZING HIGH PRESSURE OXIDATION OF A SEMICONDUCTOR DEVICE
41
Patent #:
Issue Dt:
02/03/2004
Application #:
09798778
Filing Dt:
03/02/2001
Publication #:
Pub Dt:
12/06/2001
Title:
METHOD OF FORMING LOW-RESISTIVITY CONNECTIONS IN NON-VOLATILE MEMORIES
42
Patent #:
Issue Dt:
06/04/2002
Application #:
09799222
Filing Dt:
03/05/2001
Title:
POSITIVE WRITE MASKING METHOD AND APPARATUS
43
Patent #:
Issue Dt:
08/26/2003
Application #:
09799754
Filing Dt:
03/06/2001
Publication #:
Pub Dt:
09/13/2001
Title:
METHOD CELL STRUCTURE
44
Patent #:
Issue Dt:
04/22/2003
Application #:
09800189
Filing Dt:
03/06/2001
Publication #:
Pub Dt:
11/15/2001
Title:
SEMICONDUCTOR STRUCTURE WITH A TITANIUM ALUMINUM NITRIDE LAYER AND METHOD FOR FABRICATING SAME
45
Patent #:
Issue Dt:
12/09/2003
Application #:
09801216
Filing Dt:
03/07/2001
Publication #:
Pub Dt:
09/12/2002
Title:
DQMASK TO FORCE INTERNAL DATA TO MASK EXTERNAL DATA IN A FLASH MEMORY
46
Patent #:
Issue Dt:
09/30/2003
Application #:
09801265
Filing Dt:
03/07/2001
Publication #:
Pub Dt:
12/20/2001
Title:
METHODS FOR MAKING NEARLY PLANAR DIELECTRIC FILMS IN INTEGRATED CIRCUITS
47
Patent #:
Issue Dt:
07/23/2002
Application #:
09801960
Filing Dt:
03/08/2001
Title:
APPARATUS AND METHODS FOR SELECTIVELY DISABLING OUTPUTS IN INTEGRATED CIRCUIT DEVICES
48
Patent #:
Issue Dt:
07/06/2004
Application #:
09802234
Filing Dt:
03/08/2001
Publication #:
Pub Dt:
09/12/2002
Title:
A 2F2 MEMORY DEVICE SYSTEM
49
Patent #:
Issue Dt:
04/15/2003
Application #:
09802269
Filing Dt:
03/08/2001
Publication #:
Pub Dt:
09/12/2002
Title:
TRI-STATING OUTPUT BUFFER DURING INITIALIZATION OF SYNCHRONOUS MEMORY
50
Patent #:
Issue Dt:
03/18/2003
Application #:
09802363
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
09/12/2002
Title:
REDUCED JITTER CLOCK GENERATOR CIRCUIT AND METHOD FOR APPLYING PROPERLY PHASED CLOCK SIGNALS TO CLOCKED DEVICES
51
Patent #:
Issue Dt:
04/29/2003
Application #:
09802384
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
11/14/2002
Title:
COLUMN ADDRESS PATH CIRCUIT AND METHOD FOR MEMORY DEVICES HAVING A BURST ACCESS MODE
52
Patent #:
Issue Dt:
08/03/2004
Application #:
09802451
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
10/17/2002
Title:
METHOD AND APPARATUS FOR DETECTING AC REMOVAL
53
Patent #:
Issue Dt:
10/22/2002
Application #:
09803045
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
09/12/2002
Title:
DIE SUPPORT STRUCTURE
54
Patent #:
Issue Dt:
09/09/2003
Application #:
09803047
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
08/22/2002
Title:
WRITE STATE MACHINE ARCHITECTURE FOR FLASH MEMORY INTERNAL INSTRUCTIONS
55
Patent #:
Issue Dt:
01/13/2004
Application #:
09803156
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
09/12/2002
Title:
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
56
Patent #:
Issue Dt:
04/29/2003
Application #:
09804026
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
09/12/2002
Title:
FLAT PANEL DISPLAY, METHOD OF HIGH VACUUM SEALING
57
Patent #:
Issue Dt:
10/22/2002
Application #:
09804125
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
09/12/2002
Title:
MEMORY WITH ROW REDUNDANCY
58
Patent #:
Issue Dt:
04/19/2005
Application #:
09804224
Filing Dt:
03/13/2001
Publication #:
Pub Dt:
11/11/2004
Title:
MEMORY REPEATER
59
Patent #:
Issue Dt:
08/27/2002
Application #:
09804421
Filing Dt:
03/30/2001
Title:
DIE STACKING SCHEME
60
Patent #:
Issue Dt:
04/30/2002
Application #:
09804561
Filing Dt:
03/12/2001
Title:
NON-VOLATILE MEMORY DEVICE WITH REDUNDANT COLUMNS
61
Patent #:
Issue Dt:
06/11/2002
Application #:
09804616
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
09/13/2001
Title:
MICROELECTRONIC DEVICE FABRICATING METHODS
62
Patent #:
Issue Dt:
03/12/2002
Application #:
09804617
Filing Dt:
03/12/2001
Publication #:
Pub Dt:
08/02/2001
Title:
Memory array architecture, method of operating a dynamic random access memory, and method of manufacturing a dynamic random access memory
63
Patent #:
Issue Dt:
10/28/2003
Application #:
09804693
Filing Dt:
03/09/2001
Title:
PROCESS FOR THE FABRICATION OF INTEGRATED DEVICES WITH REDUCTION OF DAMAGE FROM PLASMA
64
Patent #:
Issue Dt:
05/31/2005
Application #:
09804837
Filing Dt:
03/13/2001
Publication #:
Pub Dt:
09/19/2002
Title:
MEMORY TESTING METHOD AND APPARATUS
65
Patent #:
Issue Dt:
12/24/2002
Application #:
09805100
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
ADAPTIVE THRESHOLD LOGIC CIRCUIT
66
Patent #:
Issue Dt:
03/25/2003
Application #:
09805207
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
PUMP CIRCUITS USING FLYBACK EFFECT FROM INTEGRATED INDUCTANCE
67
Patent #:
Issue Dt:
10/21/2003
Application #:
09805663
Filing Dt:
03/13/2001
Publication #:
Pub Dt:
09/19/2002
Title:
SYSTEM AND METHOD FOR CACHING DATA BASED ON IDENTITY OF REQUESTOR
68
Patent #:
Issue Dt:
05/13/2003
Application #:
09805909
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
MONOTONIC DYNAMIC STATIC PSEUDO-NMOS LOGIC CIRCUITS
69
Patent #:
Issue Dt:
08/24/2004
Application #:
09805914
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
SELF-ALIGNED MRAM CONTACT AND METHOD OF FABRICATION
70
Patent #:
Issue Dt:
02/04/2003
Application #:
09805915
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
UNDERFILL APPLICATIONS USING FILM TECHNOLOGY
71
Patent #:
Issue Dt:
11/25/2003
Application #:
09805916
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
Method of forming self-aligned, trenchless magnetoresistive random-access memory (MRAM) structure with sidewall containment of MRAM structure
72
Patent #:
Issue Dt:
02/04/2003
Application #:
09805933
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
BALANCED SENSE AMPLIFIER CONTROL FOR OPEN DIGIT LINE ARCHITECTURE MEMORY DEVICES
73
Patent #:
Issue Dt:
05/11/2004
Application #:
09808114
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
TECHNIQUE TO MITIGATE SHORT CHANNEL EFFECTS WITH VERTICAL GATE TRANSISTOR WITH DIFFERENT GATE MATERIALS
74
Patent #:
Issue Dt:
08/20/2002
Application #:
09808139
Filing Dt:
03/15/2001
Title:
CLOCKED DIFFERENTIAL CASCODE VOLTAGE SWITCH WITH PASS GATE LOGIC
75
Patent #:
Issue Dt:
07/16/2002
Application #:
09808249
Filing Dt:
03/14/2001
Title:
CASCADE-BOOTED PROGRAMMING VOLTAGE CIRCUIT
76
Patent #:
Issue Dt:
10/26/2004
Application #:
09808261
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
METHOD TO FABRICATE SURFACE P-CHANNEL CMOS
77
Patent #:
Issue Dt:
07/22/2003
Application #:
09808369
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/19/2002
Title:
CMOS GATE ARRAY WITH VERTICAL TRANSISTORS
78
Patent #:
Issue Dt:
02/28/2006
Application #:
09808613
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
09/27/2001
Title:
METHOD FOR CONTROLLING A DATA TRANSMISSION PRE-EMPHASIS UNIT AND A DATA TRANSMISSION SYSTEM EMPLOYING THE METHOD
79
Patent #:
Issue Dt:
08/04/2009
Application #:
09808750
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
DEVICE AND METHOD TO REDUCE WORDLINE RC TIME CONSTANT IN SEMICONDUCTOR MEMORY DEVICES
80
Patent #:
Issue Dt:
11/02/2004
Application #:
09808864
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
SUPPRESSION OF CROSS DIFFUSION AND GATE DEPLETION
81
Patent #:
Issue Dt:
10/22/2002
Application #:
09808886
Filing Dt:
03/14/2001
Publication #:
Pub Dt:
08/02/2001
Title:
SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS, METHODS OF FORMING ELECTRICAL CONNECTIONS AND INTERCONNECTIONS
82
Patent #:
Issue Dt:
05/20/2003
Application #:
09808900
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
MEMORY DEVICES WITH REDUCED POWER CONSUMPTION REFRESH CYCLES
83
Patent #:
Issue Dt:
05/11/2004
Application #:
09809331
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
AGGLOMERATION ELIMINATION FOR METAL SPUTTER DEPOSITION OF CHALCOGENIDES
84
Patent #:
Issue Dt:
08/31/2004
Application #:
09809441
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
10/03/2002
Title:
PROGRAMMABLE SOFT-START CONTROL FOR CHARGE PUMP
85
Patent #:
Issue Dt:
07/09/2002
Application #:
09809537
Filing Dt:
03/15/2001
Title:
ANTIFUSE REROUTE OF DIES
86
Patent #:
Issue Dt:
08/08/2006
Application #:
09809586
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
MULTI-BANK MEMORY
87
Patent #:
Issue Dt:
05/17/2005
Application #:
09809608
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
Method and apparatus for compensating duty cycle distortion in a data output signal from a memory device by delaying and distorting a reference clock
88
Patent #:
Issue Dt:
04/22/2003
Application #:
09809623
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
INITIALIZATION OF NEGATIVE CHARGE PUMP
89
Patent #:
Issue Dt:
04/23/2002
Application #:
09809666
Filing Dt:
03/15/2001
Title:
METHOD OF FORMING PLUGS AND LOCAL INTERCONNECT FOR EMBEDDED MEMORY/SYSTEM-ON-CHIP (SOC) APPLICATIONS
90
Patent #:
Issue Dt:
07/29/2003
Application #:
09809720
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
MULTI-LAYER, ATTENUATED PHASE-SHIFTING MASK
91
Patent #:
Issue Dt:
04/08/2003
Application #:
09809727
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
METHOD AND APPARATUS OF TESTING MEMORY DEVICE POWER AND GROUND PINS IN AN ARRAY ASSEMBLY PLATFORM
92
Patent #:
Issue Dt:
11/26/2002
Application #:
09809730
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
DIGITAL DELAY, DIGITAL PHASE SHIFTER
93
Patent #:
Issue Dt:
06/04/2002
Application #:
09810008
Filing Dt:
03/15/2001
Title:
RUTHENIUM SILICIDE PROCESSING METHODS
94
Patent #:
Issue Dt:
09/09/2003
Application #:
09810209
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
10/04/2001
Title:
METAL GATE ELECTRODE STACK WITH A PASSIVATING METAL NITRIDE LAYER
95
Patent #:
Issue Dt:
06/07/2005
Application #:
09810366
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
CIRCUIT AND METHOD FOR TEST AND REPAIR
96
Patent #:
Issue Dt:
07/30/2002
Application #:
09810586
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
02/28/2002
Title:
METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY
97
Patent #:
Issue Dt:
11/26/2002
Application #:
09810752
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/06/2001
Title:
METHODS OF FORMNG FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY INCLUDING TIN GATE ELEMENT
98
Patent #:
Issue Dt:
05/21/2002
Application #:
09811179
Filing Dt:
03/16/2001
Title:
SEMICONDUCTOR COMPONENT HAVING SELECTED TERMINAL CONTACTS WITH MULTIPLE ELECTRICAL PATHS
99
Patent #:
Issue Dt:
08/27/2002
Application #:
09811744
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
ONE-SIDED FLOATING-GATE MEMORY CELL
100
Patent #:
Issue Dt:
11/05/2002
Application #:
09812543
Filing Dt:
03/20/2001
Publication #:
Pub Dt:
08/09/2001
Title:
PLASMA ETCHING METHOD USING LOW IONIZATION POTENTIAL GAS
Assignors
1
Exec Dt:
07/03/2018
2
Exec Dt:
07/03/2018
Assignee
1
10 S. DEARBORN
7TH FLOOR
CHICAGO, ILLINOIS 60603
Correspondence name and address
MARCELA ROBLEDO
2475 HANOVER STREET
PALO ALTO, CA 94304

Search Results as of: 05/31/2024 07:34 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT