|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09082138
|
Filing Dt:
|
05/20/1998
|
Title:
|
SELF-LIMITING METHOD OF REDUCING CONTAMINATION IN A CONTACT OPENING, METHOD OF MAKING CONTACTS AND SEMICONDUCTOR DEVICES THEREWITH, AND RESULTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09082752
|
Filing Dt:
|
05/21/1998
|
Title:
|
METHOD OF MAKING AN ANTIREFLECTIVE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09082953
|
Filing Dt:
|
05/21/1998
|
Title:
|
INTEGRATED HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09083093
|
Filing Dt:
|
05/22/1998
|
Title:
|
METHOD AND APPARATUS FOR TRANSLATING SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09083258
|
Filing Dt:
|
05/21/1998
|
Title:
|
METHOD OF PROCESSING INTERNAL SURFACES OF A CHEMICAL VAPOR DEPOSITION REACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09083447
|
Filing Dt:
|
05/22/1998
|
Title:
|
DIFFRACTION TOMOGRAPHY FOR MONITORING LATENT IMAGE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09083606
|
Filing Dt:
|
05/22/1998
|
Title:
|
SEMICONDUCTOR MEMORY WITH LOCAL PHASE GENERATION FROM GLOBAL PHASE SIGNALS AND LOCAL ISOLATION SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09083624
|
Filing Dt:
|
05/22/1998
|
Title:
|
METHOD OF JOINTLY FORMING STACKED CAPACITORS AND ANTIFUSES, METHOD OF BLOWING ANTIFUSES, AND ANTIFUSES AND STACKED CAPACITORS CONSTITUTING A PART OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09083629
|
Filing Dt:
|
05/22/1998
|
Title:
|
SEMICONDUCTOR WAFER PROCESSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09083716
|
Filing Dt:
|
05/22/1998
|
Title:
|
VERIFICATION OF SENSITIVITY LIST INTEGRITY IN A HARDWARE DESCRIPTION LANGUAGE FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09083764
|
Filing Dt:
|
05/22/1998
|
Title:
|
PLASMA ETCHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09083830
|
Filing Dt:
|
05/22/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERATING MEMORY ADDRESSES FOR TESTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09083956
|
Filing Dt:
|
05/22/1998
|
Title:
|
METHOD AND CIRCUIT FOR COMPRESSING TEST DATA IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09084458
|
Filing Dt:
|
05/26/1998
|
Title:
|
METHOD OF PATTERNING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09084673
|
Filing Dt:
|
05/26/1998
|
Title:
|
LOADING PROCESS TO PROVIDE IMPROVED VACUUM ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09084732
|
Filing Dt:
|
05/26/1998
|
Title:
|
CALIBRATION TARGET FOR CALIBRATING SEMICONDUCTOR WAFER TEST SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09085494
|
Filing Dt:
|
05/27/1998
|
Title:
|
METHOD OF RESIST STRIPPING DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
09085779
|
Filing Dt:
|
05/28/1998
|
Title:
|
CHASSIS FOR ELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09086017
|
Filing Dt:
|
05/28/1998
|
Title:
|
METHOD AND APPARATUS FOR A CHARGE CONSERVING DRIVER CIRCUIT FOR CAPACITIVE LOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09086330
|
Filing Dt:
|
05/28/1998
|
Title:
|
PARALLEL ACCESS TESTING OF A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
09086377
|
Filing Dt:
|
05/28/1998
|
Title:
|
DUAL-MASKED FIELD ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09087114
|
Filing Dt:
|
05/29/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY MEMORY DEVICES, METHODS OF FORMING CAPACITOR CONTAINERS, METHODS OF MAKING ELECTRICAL CONNECTION TO CIRCUIT NODES AND RELATED INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09087399
|
Filing Dt:
|
05/29/1998
|
Title:
|
CIRCUIT AND METHOD FOR READING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09087473
|
Filing Dt:
|
05/29/1998
|
Title:
|
ALTERNATE METHOD AND STRUCTURE FOR IMPROVED FLOATING GATE TUNNELING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
09087478
|
Filing Dt:
|
05/29/1998
|
Title:
|
METHOD AND DEVICE FOR THE FILTERING OF A PULSE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09087480
|
Filing Dt:
|
05/29/1998
|
Title:
|
METHOD FOR FORMING HIGH CAPACITANCE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09087539
|
Filing Dt:
|
05/29/1998
|
Title:
|
METHOD AND STRUCTURE FOR TEXTURED SURFACES IN FLOATING GATE TUNNELING OXIDE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
09087720
|
Filing Dt:
|
05/29/1998
|
Title:
|
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09087753
|
Filing Dt:
|
05/29/1998
|
Title:
|
SILICON WAFER TESTING RIG AND A METHOD FOR TESTING A SILICON WAFER WHEREIN THE SILICON WAFER IS BENT INTO A DOME SHAPE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09088322
|
Filing Dt:
|
06/01/1998
|
Title:
|
METHOD FOR IMPROVING A STEPPER SIGNAL IN A PLANARIZED SURFACE OVER ALIGNMENT TOPOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09089864
|
Filing Dt:
|
06/03/1998
|
Title:
|
METHOD FOR CALIBRATING ROTARY ENCODER WITH MULTIPLE CALIBRATION POINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09089985
|
Filing Dt:
|
06/03/1998
|
Title:
|
ROTARY ENCODER WITH MULTIPLE CALIBRATION POINTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
09090258
|
Filing Dt:
|
06/04/1998
|
Title:
|
METHOD AND APPARATUS FOR GLOBAL TESTING THE IMPEDANCE OF A PROGRAMMABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09090964
|
Filing Dt:
|
06/04/1998
|
Title:
|
GETTERING REGIONS AND METHODS OF FORMING GETTERING REGIONS WITHIN A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09090966
|
Filing Dt:
|
06/04/1998
|
Title:
|
ASSEMBLY AID FOR MOUNTING PACKAGED INTEGRATED CIRCUIT DEVICES TO PRINTED CIRCUIT BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09092322
|
Filing Dt:
|
06/05/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A SIGNAL WITH A VOLTAGE INSENSITIVE OR CONTROLLED DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09092392
|
Filing Dt:
|
06/05/1998
|
Title:
|
VOLTAGE-DEPENDENT DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09092460
|
Filing Dt:
|
06/05/1998
|
Title:
|
METHOD FOR READ ONLY MEMORY SHADOWING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09092524
|
Filing Dt:
|
06/05/1998
|
Title:
|
TRAP AND DELAY PULSE GENERATOR FOR A HIGH SPEED CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09092543
|
Filing Dt:
|
06/05/1998
|
Title:
|
METHOD FOR APPLYING A FLUID TO A ROTATING SILICON WAFER SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09092548
|
Filing Dt:
|
06/05/1998
|
Title:
|
PACKET-ORIENTED SYNCHRONOUS DRAM INTERFACE SUPPORTING A PLURALITY OF ORDERINGS FOR DATA BLOCK TRANSFERS WITHIN A BURST SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09092559
|
Filing Dt:
|
06/05/1998
|
Title:
|
METHOD AND CIRCUIT FOR SENDING A SIGNAL IN A SEMICONDUCTOR DEVICE DURING A SETUP TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09092588
|
Filing Dt:
|
06/05/1998
|
Title:
|
SYSTEM FOR READ ONLY MEMORY SHADOWING CIRCUIT FOR COPYING A QUANTITY OF ROM DATA TO THE RAM PRIOR TO INITIALIZATION OF THE COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09092779
|
Filing Dt:
|
06/05/1998
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING MULTIPLE DICE AND STACKED SUBSTRATES WITH BONDED CONTACTS ON MATING SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09093295
|
Filing Dt:
|
06/08/1998
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING INTERLOCKING HEAT SINKS AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09093374
|
Filing Dt:
|
06/08/1998
|
Title:
|
VISIBLE LIGHT-EMITTING PHOSPHOR COMPOSITION HAVING AN ENHANCED LUMINESCENT EFFICIENCY OVER A BROAD RANGE OF VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09094043
|
Filing Dt:
|
05/09/1998
|
Title:
|
METHOD AND INTEGRATED CIRCUIT STRUCTURE FOR PREVENTING LATCH-UP IN CMOS INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09094062
|
Filing Dt:
|
06/09/1998
|
Title:
|
THE USE OF AN OXIDE SURFACE TO FACILITATE GATE BREAK ON A CARRIER SUBSTRATE FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09094447
|
Filing Dt:
|
06/08/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHOD OF MAKING ELECTRICAL CONTACT TO A NODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09094752
|
Filing Dt:
|
06/15/1998
|
Title:
|
NON-VOLATILE MEMORY SYSTEM INCLUDING APPARATUS FOR TESTING MEMORY ELEMENTS BY WRITING AND VERIFYING DATA PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09094825
|
Filing Dt:
|
06/15/1998
|
Title:
|
LEVEL DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09094916
|
Filing Dt:
|
06/15/1998
|
Title:
|
NONVOLATILE MEMORY DEVICE HAVING SECTORS OF SELECTABLE SIZE AND NUMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09095004
|
Filing Dt:
|
06/09/1998
|
Title:
|
METHOD OF FORMING INTEGRATED CIRCUITRY AND INTEGRATED CIRCUITRY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09095299
|
Filing Dt:
|
06/10/1998
|
Title:
|
POLISHING POLYMER SURFACES ON NON-POROUS CMP PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09095477
|
Filing Dt:
|
06/10/1998
|
Title:
|
METHOD OF REDUCING DEFECTS IN ANTI-REFLECTIVE COATINGS AND SEMICONDUCTOR STRUCTURES FABRICATED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09095673
|
Filing Dt:
|
06/10/1998
|
Title:
|
METHOD AND APPARATUS FOR TESTING THE TIMING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09095692
|
Filing Dt:
|
06/10/1998
|
Title:
|
ETCHING PROCESS WHICH PROTECTS METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09095772
|
Filing Dt:
|
06/10/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHOD FOR PROVIDING LARGE GRAIN POLYSILICON FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09096085
|
Filing Dt:
|
06/11/1998
|
Title:
|
FIELD EMISSION DEVICE WITH BUFFER LAYER AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09096279
|
Filing Dt:
|
06/11/1998
|
Title:
|
ON-CHIP CIRCUIT AND METHOD FOR TESTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09096727
|
Filing Dt:
|
06/11/1998
|
Title:
|
METHOD FOR FORMING A CONTACT INTERMEDIATE TWO ADJACENT ELECTRICAL COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09097481
|
Filing Dt:
|
06/15/1998
|
Title:
|
STRUCTURE FOR ESD PROTECTION IN SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09097557
|
Filing Dt:
|
06/15/1998
|
Title:
|
CLEANING COMPOSITION CONTAINING TETRAALKYLAMMONIUM SALT AND USE THEREOF IN SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09098035
|
Filing Dt:
|
06/15/1998
|
Title:
|
METHOD OF FORMING CAPACITORS CONTAINING TANTALUM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09098050
|
Filing Dt:
|
06/16/1998
|
Title:
|
COMPUTER INCLUDING INSTALLABLE AND REMOVABLE CARDS, OPTICAL INTERCONNECTION BETWEEN CARDS, AND METHOD OF ASSEMBLING A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09098086
|
Filing Dt:
|
06/16/1998
|
Title:
|
RETENTION MECHANISM ASSEMBLY FOR PROCESSOR CARTRIDGES WITH CAPTURED SCREW FASTENERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09098097
|
Filing Dt:
|
06/16/1998
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
ARCHITECTURE FOR STATE MACHINE FOR CONTROLLING INTERNAL OPERATIONS OF FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09098104
|
Filing Dt:
|
06/16/1998
|
Title:
|
SYSTEM AND METHOD FOR WRITING DATA TO MEMORY CELLS SO AS TO ENABLE FASTER READS OF THE DATA USING DUAL WORDLINE DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09098125
|
Filing Dt:
|
06/16/1998
|
Title:
|
CLOSURE METHOD FOR DEVICES HAVING A STYLUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09098173
|
Filing Dt:
|
06/16/1998
|
Title:
|
CLOSURE SYSTEM FOR DEVICES HAVNG A STYLUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09098197
|
Filing Dt:
|
06/16/1998
|
Title:
|
DIRECT DIE CONTACT (DDC) SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09098594
|
Filing Dt:
|
06/17/1998
|
Title:
|
METHOD AND APPARATUS FOR TESTING SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09098810
|
Filing Dt:
|
06/17/1998
|
Title:
|
METAL SILICIDE FILM STRESS CONTROL BY GRAIN BOUNDARY STUFFING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
09098966
|
Filing Dt:
|
06/18/1998
|
Title:
|
ANTIFUSE DETECT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09099090
|
Filing Dt:
|
06/17/1998
|
Title:
|
METHOD OF FORMING HIGH ASPECT RATIO APERTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09099274
|
Filing Dt:
|
06/18/1998
|
Title:
|
METHOD OF FORMING TRENCH ISOLATION REGION FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09099762
|
Filing Dt:
|
06/18/1998
|
Title:
|
SELF CLEANING COMPUTER POINTER OR MOUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09099831
|
Filing Dt:
|
06/18/1998
|
Title:
|
OUTPUT DATA COMPRESSION SCHEME FOR USE IN TESTING IC MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09100300
|
Filing Dt:
|
06/19/1998
|
Title:
|
CAPACITOR AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09100376
|
Filing Dt:
|
06/19/1998
|
Title:
|
SYSTEM AND METHOD FOR INDICATING WHEN A STYLUS OF A COMPUTER IS MISSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09100471
|
Filing Dt:
|
06/19/1998
|
Title:
|
MOS DIODE FOR USE IN A NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
09100522
|
Filing Dt:
|
06/18/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHOD OF PROVIDING ELECTRICAL ISOLATION BETWEEN ADJACENT SEMICONDUCTOR DIFFUSION REGIONS OF DIFFERENT FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY HAVING ADJACENT ELECTRICALLY ISOLATED FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09100528
|
Filing Dt:
|
06/18/1998
|
Title:
|
METHOD OF PATTERNING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09100530
|
Filing Dt:
|
06/18/1998
|
Title:
|
SEMICONDUCTOR WAFER ASSEMBLIES COMPRISING SILICON NITRIDE, METHODS OF FORMING SILICON NITRIDE, AND METHODS OF REDUCING STRESS ON SEMICONDUCTIVE WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09102151
|
Filing Dt:
|
06/22/1998
|
Title:
|
METHOD FOR IN SITU REMOVAL OF PARTICULATE RESIDUES RESULTING FROM CLEANING TREATMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09102152
|
Filing Dt:
|
06/22/1998
|
Title:
|
ETCHANT WITH SELECTIVITY FOR DOPED SILICON DIOXIDE OVER UNDOPED SILICON DIOXIDE AND SILICON NITRIDE, PROCESSES WHICH EMPLOY THE ETCHANT, AND STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09102223
|
Filing Dt:
|
06/22/1998
|
Title:
|
ELECTRODE STRUCTURES, DISPLAY DEVICES CONTAINING THE SAME, AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09102345
|
Filing Dt:
|
06/22/1998
|
Title:
|
SPIN COATING BOWL EXHAUST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09102346
|
Filing Dt:
|
06/22/1998
|
Title:
|
SPIN COATING BOWL EXHAUST SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09102347
|
Filing Dt:
|
06/22/1998
|
Title:
|
METHODS FOR EXHAUSTING A WAFER COATING APPPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09102702
|
Filing Dt:
|
06/22/1998
|
Title:
|
BONDING SUPPORT FOR LEADS-OVER-CHIP PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09102989
|
Filing Dt:
|
06/22/1998
|
Title:
|
DEVICE AND METHOD IN A DELAY LOCKED LOOP FOR GENERATING QUADRATURE AND OTHER OFF PHASE CLOCKS WITH IMPROVED RESOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09103202
|
Filing Dt:
|
06/23/1998
|
Title:
|
METHOD FOR FORMING A STRUCTURE USING REDEPOSITION OF ETCHABLE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09103683
|
Filing Dt:
|
06/15/1998
|
Title:
|
METHOD AND DEVICE FOR QUANTIZING THE INPUT TO SOFT DECODERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09103763
|
Filing Dt:
|
06/24/1998
|
Title:
|
CIRCUIT AND METHOD FOR MASKING A DORMANT MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
09104263
|
Filing Dt:
|
06/24/1998
|
Title:
|
INTEGRATED CIRCUIT OPERABLE IN A MODE HAVING EXTREMELY LOW POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09104827
|
Filing Dt:
|
06/25/1998
|
Title:
|
CONNECTING A DIE IN AN INTEGRATED CIRCUIT MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09104938
|
Filing Dt:
|
06/25/1998
|
Title:
|
ERGONOMIC KEYBOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09104941
|
Filing Dt:
|
06/25/1998
|
Title:
|
METHOD FOR OPERATING AN ERGONOMIC KEYBOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09105128
|
Filing Dt:
|
06/24/1998
|
Title:
|
PREPARATION OF TRANSMISSION ELECTRON MICROSCOPE SAMPLES
|
|