|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11849048
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11849452
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROVIDING DRAM DEVICE-LEVEL REPAIR VIA ADDRESS REMAPPINGS EXTERNAL TO THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11849702
|
Filing Dt:
|
09/04/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR RELATIVE TESTING OF INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11850427
|
Filing Dt:
|
09/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
METHOD FOR INTEGRATION OF MAGNETIC RANDOM ACCESS MEMORIES WITH IMPROVED LITHOGRAPHIC ALIGNMENT TO MAGNETIC TUNNEL JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
11850608
|
Filing Dt:
|
09/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
NANOWIRE FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11850644
|
Filing Dt:
|
09/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
TECHNIQUES FOR FABRICATING NANOWIRE FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11850742
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
PROGRAMMABLE FUSE/NON-VOLATILE MEMORY STRUCTURES IN BEOL REGIONS USING EXTERNALLY HEATED PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11850916
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD FOR IMPROVING THE SELECTIVITY OF A CVD PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11851123
|
Filing Dt:
|
09/06/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
DEVICE AND METHODOLOGY FOR REDUCING EFFECTIVE DIELECTRIC CONSTANT IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11851464
|
Filing Dt:
|
09/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
HIGH PERFORMANCE 3D FET STRUCTURES, AND METHODS FOR FORMING THE SAME USING PREFERENTIAL CRYSTALLOGRAPHIC ETCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11852317
|
Filing Dt:
|
09/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH A HIGH THERMAL DISSIPATION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11853040
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
STRUCTURE AND METHOD FOR ACCURATE DEEP TRENCH RESISTANCE MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11853045
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
STRUCTURE AND METHOD FOR ACCURATE DEEP TRENCH RESISTANCE MEASUREMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11853122
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
SEMICONDUCTOR CHIP WITH CRACK STOP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11853304
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY DETERMINING TESTER RECIPES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11856335
|
Filing Dt:
|
09/17/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
METHOD OF ELECTRODEPOSITING GERMANIUM COMPOUND MATERIALS ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11857272
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT TESTER INFORMATION PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11857321
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
MULTI-LEVEL MEMORY CELL UTILIZING MEASUREMENT TIME DELAY AS THE CHARACTERISTIC PARAMETER FOR LEVEL DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11857332
|
Filing Dt:
|
09/18/2007
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
MULTI-LEVEL MEMORY CELL UTILIZING MEASUREMENT TIME DELAY AS THE CHARACTERISTIC PARAMETER FOR LEVEL DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11858615
|
Filing Dt:
|
09/20/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SPIN-ON ANTIREFLECTIVE COATING FOR INTEGRATION OF PATTERNABLE DIELECTRIC MATERIALS AND INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
11859044
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
TECHNIQUES FOR ACCESSING A RESOURCE IN A PROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
11859423
|
Filing Dt:
|
09/21/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR CONTROLLING VIDEO INPUTS TO A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11859865
|
Filing Dt:
|
09/24/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
SOI DEVICE WITH REDUCED JUNCTION CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11860459
|
Filing Dt:
|
09/24/2007
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
Title:
|
METHODS OF MANUFACTURE OF VERTICAL NANOWIRE FET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11860613
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
STRESS RELIEF STRUCTURES FOR SILICON INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11861051
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
STRESS ENHANCED SEMICONDUCTOR DEVICE AND METHODS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11861492
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING AN EXTENDED STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11861614
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION STRUCTURE COMPATIBLE WITH SOI EMBEDDED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
11863759
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11865305
|
Filing Dt:
|
10/01/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
LAND GRID ARRAY (LGA) INTERPOSER UTILIZING METAL-ON-ELASTOMER HEMI-TORUS AND OTHER MULTIPLE POINTS OF CONTACT GEOMETRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11865797
|
Filing Dt:
|
10/02/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
DETERMINING FLEET MATCHING PROBLEM AND ROOT CAUSE ISSUE FOR MEASUREMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11866060
|
Filing Dt:
|
10/02/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR RANDOMIZING DISPATCH ORDER FOR SINGLE WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
11867743
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
ELECTRONIC DEVICE AND METHOD OF BIASING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11868046
|
Filing Dt:
|
10/05/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
METHOD FOR IMPROVING SENSING MARGIN OF ELECTRICALLY PROGRAMMABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11869145
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
ASYMMETRIC FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11869178
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
SELF-ASSEMBLED SIDEWALL SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11869593
|
Filing Dt:
|
10/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
SPIN-CURRENT SWITCHABLE MAGNETIC MEMORY ELEMENT AND METHOD OF FABRICATING THE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11870167
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
PHOTOSENSITIVE SELF-ASSEMBLED MONOLAYER FOR SELECTIVE PLACEMENT OF HYDROPHILIC STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11870437
|
Filing Dt:
|
10/11/2007
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
LOCAL COLLECTOR IMPLANT STRUCTURE FOR HETEROJUNCTION BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11870463
|
Filing Dt:
|
10/11/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
WAVEGUIDE POLARIZATION BEAM SPLITTERS AND METHOD OF FABRICATING A WAVEGUIDE WIRE-GRID POLARIZATION BEAM SPLITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11870567
|
Filing Dt:
|
10/11/2007
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11872273
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
DESIGN STRUCTURE FOR IMPROVING SENSING MARGIN OF ELECTRICALLY PROGRAMMABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11872291
|
Filing Dt:
|
10/15/2007
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES HAVING IMPROVED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11872796
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
CONDUCTOR STRUCTURE INCLUDING MANGANESE OXIDE CAPPING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11873092
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
METHOD FOR CREATING WAFER BATCHES IN AN AUTOMATED BATCH PROCESS TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11873521
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
FIN-TYPE FIELD EFFECT TRANSISTOR STRUCTURE WITH MERGED SOURCE/DRAIN SILICIDE AND METHOD OF FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11873711
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
DESIGN STRUCTURES INCLUDING MEANS FOR LATERAL CURRENT CARRYING CAPABILITY IMPROVEMENT IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
11874582
|
Filing Dt:
|
10/18/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
PROGRAMMABLE VIA DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11875193
|
Filing Dt:
|
10/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
DESIGN STRUCTURES INCORPORATING INTERCONNECT STRUCTURES WITH IMPROVED ELECTROMIGRATION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11877859
|
Filing Dt:
|
10/24/2007
|
Title:
|
MECHANICALLY DECOUPLED OPTO-MECHANICAL CONNECTOR FOR FLEXIBLE OPTICAL WAVEGUIDES EMBEDDED AND/OR ATTACHED TO A PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
11879937
|
Filing Dt:
|
07/18/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
TEST STRUCTURE FOR DETERMINING GATE-TO-BODY TUNNELING CURRENT IN A FLOATING BODY FET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11882163
|
Filing Dt:
|
07/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHOD AND MATERIALS FOR PATTERNING A NEUTRAL SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11891165
|
Filing Dt:
|
08/09/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
TIME STAMPING TRANSACTIONS TO VALIDATE ATOMIC OPERATIONS IN MULTIPROCESSOR SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11923152
|
Filing Dt:
|
10/24/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
PHASE SHIFTING AND COMBINING ARCHITECTURE FOR PHASED ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11923701
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METHOD AND CIRCUIT FOR DETECTING AND COMPENSATING FOR A DEGRADATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11923956
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
OPTICALLY CONNECTABLE CIRCUIT BOARD WITH OPTICAL COMPONENT(S) MOUNTED THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11924024
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
ENHANCEMENT OF ELECTRON AND HOLE MOBILITIES IN <110> SI UNDER BIAXIAL COMPRESSIVE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
11924146
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
PROCESSING TASKS WITH FAILURE RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11924239
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
HIGH SPEED DATA CHANNEL INCLUDING A CMOS VCSEL DRIVER AND A HIGH PERFORMANCE PHOTODETECTOR AND CMOS PHOTORECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11924650
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
LATERAL DIFFUSION FIELD EFFECT TRANSISTOR WITH ASYMMETRIC GATE DIELECTRIC PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11924735
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
TECHNIQUES FOR IMPEDING REVERSE ENGINEERING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11924825
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD FOR PRODUCING A DOPED NITRIDE FILM, DOPED OXIDE FILM AND OTHER DOPED FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11925170
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
OPTOELECTRONIC DEVICE WITH GERMANIUM PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11925425
|
Filing Dt:
|
10/26/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
COLLABORATIVE TROUBLESHOOTING COMPUTER SYSTEMS USING FAULT TREE ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11926627
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHODS OF FABRICATING VERTICAL CARBON NANOTUBE FIELD EFFECT TRANSISTORS FOR ARRANGEMENT IN ARRAYS AND FIELD EFFECT TRANSISTORS AND ARRAYS FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
11926655
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
STRAINED FULLY DEPLETED SILICON ON INSULATOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11926661
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
VERTICAL NANOTUBE SEMICONDUCTOR DEVICE STRUCTURES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11929106
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
COPLANAR SILICON-ON-INSULATOR (SOI) REGIONS OF DIFFERENT CRYSTAL ORIENTATIONS AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11929490
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
COPLANAR SILICON-ON-INSULATOR (SOI) REGIONS OF DIFFERENT CRYSTAL ORIENTATIONS AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11929943
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
EMBEDDED DRAM INTEGRATED CIRCUITS WITH EXTREMELY THIN SILICON-ON-INSULATOR PASS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11931371
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
HIGH RESISTIVITY SOI BASE WAFER USING THERMALLY ANNEALED SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11935566
|
Filing Dt:
|
11/06/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
STORAGE ARRAY INCLUDING A LOCAL CLOCK BUFFER WITH PROGRAMMABLE TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11935741
|
Filing Dt:
|
11/06/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
LEVEL SHIFTER FOR BOOSTING WORDLINE VOLTAGE AND MEMORY CELL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11937677
|
Filing Dt:
|
11/09/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
METHOD FOR CREATING TENSILE STRAIN BY REPEATEDLY APPLIED STRESS MEMORIZATION TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11939093
|
Filing Dt:
|
11/13/2007
|
Title:
|
LOW-RATE WIRELESS PERSONAL AREA NETWORK SYSTEM FOR TRACKING CONTAINERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11939599
|
Filing Dt:
|
11/14/2007
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
CARBON NANOTUBE STRUCTURES FOR ENHANCEMENT OF THERMAL DISSIPATION FROM SEMICONDUCTOR MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11939671
|
Filing Dt:
|
11/14/2007
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
BEOL INTERCONNECT STRUCTURES WITH SIMULTANEOUS HIGH-K AND LOW-K DIELECTRIC REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11944864
|
Filing Dt:
|
11/26/2007
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
MECHANISM TO ACCELERATE REMOVAL OF STORE OPERATIONS FROM A QUEUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
11946550
|
Filing Dt:
|
11/28/2007
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR RECYCLING AND REUSING CHARGE IN AN ELECTRONIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11947929
|
Filing Dt:
|
11/30/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
LITHOGRAPHY FOR PRINTING CONSTANT LINE WIDTH FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11948245
|
Filing Dt:
|
11/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHOD OF MANUFRACTURING INCREASING RELIABILITY OF COPPER-BASED METALLIZATION STRUCTURES IN A MICROSTRUCTURE DEVICE BY USING ALUMINUM NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11949129
|
Filing Dt:
|
12/03/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
POWER NETWORK RECONFIGURATION USING MEM SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11950758
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR SIMULATING HEATED AIRFLOW EXHAUST OF AN ELECTRONICS SUBSYSTEM, ELECTRONICS RACK OR ROW OF ELECTRONICS RACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11950939
|
Filing Dt:
|
12/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
ENHANCED SURFACE-EMITTING PHOTONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
11951858
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
PHOTOVOLTAIC DEVICE WITH SOLUTION-PROCESSED CHALCOGENIDE ABSORBER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2008
|
Application #:
|
11952544
|
Filing Dt:
|
12/07/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
WIRING OPTIMIZATIONS FOR POWER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11953927
|
Filing Dt:
|
12/11/2007
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
TERMINAL PAD STRUCTURES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
11954812
|
Filing Dt:
|
12/12/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
INTERCONNECT STRUCTURE AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11955451
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
PHOTORESIST COMPOSITIONS AND METHOD FOR MULTIPLE EXPOSURES WITH MULTIPLE LAYER RESIST SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11955940
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
HIGH-DENSITY, TRENCH-BASED NON-VOLATILE RANDOM ACCESS SONOS MEMORY CELLS FOR SOC APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
11955976
|
Filing Dt:
|
12/13/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
A TECHNIQUE TO IMPLEMENT CLOCK-GATING USING A COMMON ENABLE FOR A PLURALITY OF STORAGE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
11957576
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
ONE-DIMENSIONAL HIERARCHICAL NESTED CHANNEL DESIGN FOR CONTINUOUS FEED MANUFACTURING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11957848
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
USES OF KNOWN GOOD CODE FOR IMPLEMENTING PROCESSOR ARCHITECTURAL MODIFICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
11961545
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
LOW JITTER COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11961593
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
PROGRAMMABLE-RESISTANCE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11964935
|
Filing Dt:
|
12/27/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHODS FOR CALIBRATING A PROCESS FOR GROWING AN EPITAXIAL SILICON FILM AND METHODS FOR GROWING AN EPITAXIAL SILICON FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11967924
|
Filing Dt:
|
12/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
PROCESSING PIPELINE HAVING PARALLEL DISPATCH AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11968479
|
Filing Dt:
|
01/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
CMOS DEVICES WITH HYBRID CHANNEL ORIENTATIONS AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11969339
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
FINFET TRANSISTOR AND CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11969496
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
METHODS FOR FORMING IMPROVED SELF-ASSEMBLED PATTERNS OF BLOCK COPOLYMERS
|
|