|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09131447
|
Filing Dt:
|
08/10/1998
|
Title:
|
CORE LOGIC UNIT WITH INTERNAL REGISTER FOR PERIPHERAL STATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09131453
|
Filing Dt:
|
08/10/1998
|
Title:
|
USING IMPLANTS TO LOWER ANNEAL TEMPERATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09131454
|
Filing Dt:
|
08/10/1998
|
Title:
|
METHOD OF FORMING A LATERAL BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09131899
|
Filing Dt:
|
08/10/1998
|
Title:
|
CLAMPING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09131922
|
Filing Dt:
|
08/10/1998
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
METHOD FOR OPERATING CORE LOGIC UNIT WITH INTERNAL REGISTER FOR PERIPHERAL STATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09131993
|
Filing Dt:
|
08/11/1998
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
CONDUCTOR LAYER NITRIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09132248
|
Filing Dt:
|
08/11/1998
|
Title:
|
ELECTRICAL CONTACT DEVICE AND ASSOCIATED METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09132349
|
Filing Dt:
|
08/12/1998
|
Title:
|
MECHANISM FOR CONTROLLING EJECTION OF DISKS FROM A DISK DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09132445
|
Filing Dt:
|
08/11/1998
|
Title:
|
LITHOGRAPHIC SYSTEM HAVING DIFFRACTION GRATING AND ATTENUATED PHASE SHIFTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09132635
|
Filing Dt:
|
08/11/1998
|
Title:
|
PLANARIZATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09132830
|
Filing Dt:
|
08/12/1998
|
Title:
|
MULTIPLE IMAGE RETICLE FOR FORMING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09133291
|
Filing Dt:
|
08/12/1998
|
Title:
|
USING AN ORGANIC LAYER AS AN ION IMPLANTATION MASK WHEN FORMING SHALLOW SOURCE/DRAIN REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09133336
|
Filing Dt:
|
08/13/1998
|
Title:
|
METHOD FOR SORTING INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09133338
|
Filing Dt:
|
08/13/1998
|
Title:
|
METHOD FOR SORTING INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09133339
|
Filing Dt:
|
08/13/1998
|
Title:
|
METHOD FOR APPLYING ATOMIZED ADHESIVE TO A LEADFRAME FOR CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09133919
|
Filing Dt:
|
08/13/1998
|
Title:
|
METHOD AND APPARATUS FOR READING COMPRESSED TEST DATA FROM MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09134279
|
Filing Dt:
|
08/14/1998
|
Title:
|
LOW FRICTION POLISH-STOP STRATUM FOR ENDPOINTING CHEMICAL-MECHANICAL PLANARIZATION PROCESSING OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09134363
|
Filing Dt:
|
08/14/1998
|
Title:
|
METHOD OF FORMING A MICRO SOLDER BALL FOR USE IN C4 BONDING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09135353
|
Filing Dt:
|
08/17/1998
|
Title:
|
APPARATUS AND METHOD FOR CONTAINER FLOATING GATE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09135413
|
Filing Dt:
|
08/14/1998
|
Title:
|
METHOD FOR OPERATING A MEMORY DEVICE HAVING AN AMORPHOUS SILICON CARBIDE GATE INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09135845
|
Filing Dt:
|
08/18/1998
|
Title:
|
METHOD AND APPARATUS FOR QUICKLY RESTORING DIGIT I/O LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09136169
|
Filing Dt:
|
08/19/1998
|
Title:
|
DATA ORDERING FOR CACHE DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09136384
|
Filing Dt:
|
08/19/1998
|
Title:
|
SILICIDE PATTERN STRUCTURES AND METHODS OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09136592
|
Filing Dt:
|
08/19/1998
|
Title:
|
DEVICE AND METHOD FOR LIMITING THE EXTENT TO WHICH CIRCUITS IN INTEGRATED CIRCUIT DICE ELECTRICALLY LOAD BOND PADS AND OTHER CIRCUIT NODES IN THE DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
09136680
|
Filing Dt:
|
08/19/1998
|
Title:
|
CMOS IMAGER WITH INTEGRATED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09136681
|
Filing Dt:
|
08/19/1998
|
Title:
|
SWITCH FOR MINIMIZING TRANSISTOR EXPOSURE TO HIGH VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09136781
|
Filing Dt:
|
08/19/1998
|
Title:
|
VOLTAGE COMPENSATING OUTPUT DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09136811
|
Filing Dt:
|
08/19/1998
|
Title:
|
STRUCTURE FOR CROSS COUPLED THIN FILM TRANSISTORS AND STATIC RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09136878
|
Filing Dt:
|
08/19/1998
|
Title:
|
METHOD OF MINIMIZING REPETITIVE CHEMICAL-MECHANICAL POLISHING SCRATCH MARKS AND OF PROCESSING A SEMICONDUCTOR WAFER OUTER SURFACE.
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09136882
|
Filing Dt:
|
08/19/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS UTILIZING BORON AND NITROGEN, AND SEMICONDUCTOR WAFERS COMPRISING BORON AND NITROGEN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09136892
|
Filing Dt:
|
08/19/1998
|
Title:
|
CONCENTRIC CONTAINER FIN CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09136902
|
Filing Dt:
|
08/19/1998
|
Title:
|
CROSS COUPLED THIN FILM TRANSISTORS AND STATIC RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09136910
|
Filing Dt:
|
08/20/1998
|
Title:
|
FLASH MEMORY WITH MICROCRYSTALLINE SILICON CARBIDE FILM FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09137006
|
Filing Dt:
|
08/20/1998
|
Title:
|
FLASH MEMORY WITH MICROCRYSTALLINE SILICON CARBIDE FILM FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09137155
|
Filing Dt:
|
08/20/1998
|
Title:
|
PHOTO-ASSISTED REMOTE PLASMA APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
09137206
|
Filing Dt:
|
08/20/1998
|
Title:
|
THRESHOLD VOLTAGE SCALABLE BUFFER WITH REFERENCE LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09137328
|
Filing Dt:
|
08/20/1998
|
Title:
|
HIGH DENSITY FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09137520
|
Filing Dt:
|
08/20/1998
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
RETENTION MECHANISM FOR AN ELECTRICAL ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09137522
|
Filing Dt:
|
08/20/1998
|
Title:
|
ETCHING METHOD FOR USE IN FABRICATION SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09137629
|
Filing Dt:
|
08/21/1998
|
Title:
|
ELECTRONIC DEVICE WORKPIECE PROCESSING APPARATUS AND METHOD OF COMMUNICATING SIGNALS WITHIN AN ELECTRONIC DEVICE WORKPIECE PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09137636
|
Filing Dt:
|
08/20/1998
|
Title:
|
MEMORY DEVICE WITH A SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09137738
|
Filing Dt:
|
08/21/1998
|
Title:
|
SYSTEM AND METHOD FOR ALIGNING OUTPUT SIGNALS IN MASSIVELY PARALLEL TESTERS AND OTHER ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09137779
|
Filing Dt:
|
08/20/1998
|
Title:
|
METHOD AND APPARATUS FOR REDUCING BLEED CURRENTS WITHIN A DRAM ARRAY HAVING ROW-TO-COLUMN SHORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09137780
|
Filing Dt:
|
08/20/1998
|
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY AND CAPACITORS HAVING A CAPACITOR ELECTRODE HAVING A BASE AND A PAIR OF WALLS PROJECTING UPWARDLY THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09137781
|
Filing Dt:
|
08/20/1998
|
Title:
|
METHOD FOR CONTINUOUS, NON LOT-BASED INTEGRATED CIRCUIT MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09137782
|
Filing Dt:
|
08/20/1998
|
Title:
|
TRANSVERSE HYBRID LOC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09137893
|
Filing Dt:
|
08/20/1998
|
Title:
|
MEMORY DEVICE WITH A SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09137896
|
Filing Dt:
|
08/20/1998
|
Title:
|
METHOD AND STRUCTURE FOR HIGH CAPACITANCE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09138038
|
Filing Dt:
|
08/20/1998
|
Title:
|
USE OF NITRIDES FOR FLIP-CHIP ENCAPSULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09138045
|
Filing Dt:
|
08/21/1998
|
Title:
|
AQUEOUS SOLUTIONS OF AMMONIUM FLUORIDE IN PROPYLENE GLYCOL AND THEIR USE IN THE REMOVAL OF ETCH RESIDUES FROM SILICON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09138295
|
Filing Dt:
|
08/21/1998
|
Title:
|
YIELD BASED, IN-LINE DEFLECT SAMPLING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09138372
|
Filing Dt:
|
08/21/1998
|
Title:
|
A LOW PROFILE MULTI-IC CHIP PACKAGE CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09138450
|
Filing Dt:
|
08/21/1998
|
Title:
|
PLANARIZATION METHOD USING A SLURRY INCLUDING A DISPERSANT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
09138612
|
Filing Dt:
|
08/24/1998
|
Title:
|
SYSTEM AND INTERCONNECT FOR MAKING TEMPORARY ELECTRICAL CONNECTIONS SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09138793
|
Filing Dt:
|
08/24/1998
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH A TITANIUM ALUMINUM NITRIDE LAYER AND METHOD FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09138861
|
Filing Dt:
|
08/24/1998
|
Title:
|
IMPROVED DATA-OUTPUT DRIVER CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09138917
|
Filing Dt:
|
08/24/1998
|
Title:
|
SILICON OXIDE CO-DEPOSITION/ETCHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09138950
|
Filing Dt:
|
08/24/1998
|
Title:
|
METHODS TO FORM ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09139168
|
Filing Dt:
|
08/24/1998
|
Title:
|
SOCKET ASSEMBLY FOR USE WITH SOLDER BALL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09139452
|
Filing Dt:
|
08/25/1998
|
Title:
|
REPAIRABLE WAFER SCALE INTEGRATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09139599
|
Filing Dt:
|
08/25/1998
|
Title:
|
MICROELECTRONIC SUBSTRATE POLISHING SYSTEMS, SEMICONDUCTOR WAFER POLISHING SYSTEMS, METHODS OF POLISHING MICROELECTRONIC SUBSTRATES, AND METHODS OF POLISHING WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09139691
|
Filing Dt:
|
08/25/1998
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09139764
|
Filing Dt:
|
08/25/1998
|
Title:
|
HIGHLY SELECTIVE DRY ETCHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09139838
|
Filing Dt:
|
08/25/1998
|
Title:
|
METHOD AND APPARATUS FOR DATA COMPRESSION IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09139852
|
Filing Dt:
|
08/25/1998
|
Title:
|
CIRCUIT AND METHOD FOR A MEMORY DEVICE WITH P-CHANNEL ISOLATION GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09139900
|
Filing Dt:
|
08/26/1998
|
Title:
|
MEMORY DEVICE TRACKING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09139909
|
Filing Dt:
|
08/26/1998
|
Title:
|
METHOD FOR MANUFACTURING A NATIVE MOS P-CHANNEL TRANSISTOR WITH A PROCESS FOR MANUFACTURING NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09139918
|
Filing Dt:
|
08/26/1998
|
Title:
|
METHOD OF PREPARING INTEGRATED CIRCUIT DEVICES CONTAINING ISOLATED DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09140134
|
Filing Dt:
|
08/25/1998
|
Title:
|
METHODS, COMPLEXES, AND SYSTEMS FOR FORMING METAL-CONTAINING FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09140377
|
Filing Dt:
|
08/26/1998
|
Title:
|
METHOD AND SUPPORT STRUCTURE FOR AIR BRIDGE WIRING OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09140528
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND MEMORY DEVICE FOR DYNAMIC CELL PLATE SENSING WITH AC EQUILIBRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09140701
|
Filing Dt:
|
08/26/1998
|
Title:
|
COPPER ELECTROLESS DEPOSITION ON A TITANIUM-CONTAINING SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09140810
|
Filing Dt:
|
08/25/1998
|
Title:
|
METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULIPLE, SINGULARIZED PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09140920
|
Filing Dt:
|
08/26/1998
|
Title:
|
APPARATUS FOR REMOVING CARRIER FILM FROM A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09140956
|
Filing Dt:
|
08/27/1998
|
Title:
|
ANTIFUSE DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09140978
|
Filing Dt:
|
08/27/1998
|
Title:
|
DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09140999
|
Filing Dt:
|
08/26/1998
|
Title:
|
TRENCH ISOLATION FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
09141001
|
Filing Dt:
|
08/26/1998
|
Title:
|
INTERDIGITATED LEADS-OVER-CHIP LEAD FRAME, DEVICE, AND METHOD FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09141002
|
Filing Dt:
|
08/26/1998
|
Title:
|
INTERDIGITATED LEADS-OVER-CHIP LEAD FRAME, DEVICE, AND METHOD FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09141003
|
Filing Dt:
|
08/26/1998
|
Title:
|
INTERDIGITATED LEADS-OVER-CHIP LEAD FRAME, DEVICE, AND METHOD FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09141004
|
Filing Dt:
|
08/26/1998
|
Title:
|
A METHOD FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09141005
|
Filing Dt:
|
08/26/1998
|
Title:
|
INTERDIGITATED LEADS-OVER-CHIP LEAD FRAME, AND METHOD FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09141006
|
Filing Dt:
|
08/26/1998
|
Title:
|
INTERDIGITATED LEADS-OVER-CHIP LEAD FRAME FOR SUPPORTING AN INTEGRATED CIRCUIT DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09141144
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND APPARATUS FOR ULTRASONIC WET ETCHING OF SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09141236
|
Filing Dt:
|
08/27/1998
|
Title:
|
PRECURSOR CHEMISTRIES FOR CHEMICAL VAPOR DEPOSITION OF RUTHENIUM AND RUTHENIUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09141240
|
Filing Dt:
|
08/27/1998
|
Title:
|
RUTHENIUM SILICIDE DIFFUSION BARRIER LAYERS AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09141250
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND CIRCUIT FOR GENERATING A GATE VOLTAGE IN NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09141392
|
Filing Dt:
|
08/27/1998
|
Title:
|
DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIUM ALUMINUM NITRIDE GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09141431
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHODS FOR PREPARING RUTHENIUM AND OSMIUM COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09141467
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND APPARATUS FOR DETECTING AN INITIALIZATION SIGNAL AND A COMMAND PACKET ERROR IN PACKETIZED DYNAMIC RANDOM ACCESS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09141541
|
Filing Dt:
|
08/28/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS, SEMICONDUCTOR PROCESSING METHODS OF FORMING DIODES, AND SEMICONDUCTOR PROCESSING METHODS OF FORMING SCHOTTKY DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09141690
|
Filing Dt:
|
08/28/1998
|
Title:
|
SEMICONDUCTOR STRUCTURE HAVING STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09141767
|
Filing Dt:
|
08/27/1998
|
Title:
|
SINGLE ELECTRON RESISTOR MEMORY DEVICE AND METHOD FOR USE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09141775
|
Filing Dt:
|
08/27/1998
|
Title:
|
PLASMA ETCHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09141776
|
Filing Dt:
|
08/27/1998
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY AND SEMICONDUCTOR PROCESSING METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09141810
|
Filing Dt:
|
08/28/1998
|
Title:
|
DUAL-SOURCE PLASMA ETCHERS, DUAL-SOURCE PLASMA ETCHING METHODS, AND METHODS OF FORMING PLANAR COIL DUAL-SOURCE PLASMA ETCHERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09141812
|
Filing Dt:
|
08/28/1998
|
Title:
|
METHOD OF REMOVING ETCH RESIDUES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09141816
|
Filing Dt:
|
08/28/1998
|
Title:
|
LUMINESCENT PHOSPHOR COMPOSITION AND DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09141838
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHOD AND SYSTEM FOR PROCESSING PIPELINED MEMORY COMMANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09141840
|
Filing Dt:
|
08/27/1998
|
Title:
|
METHODS OF FORMING ROUGHENED LAYERS OF PLATINUM AND METHODS OF FORMING CAPACITORS
|
|