|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12164599
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
NONLITHOGRAPHIC METHOD TO PRODUCE SELF-ALIGNED MASK, ARTICLES PRODUCED BY SAME AND COMPOSITIONS FOR SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12164647
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
SELECTIVELY COATED SELF-ALIGNED MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12164690
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR FABRICATING A CARBON NANOTUBE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12165530
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
HIGH DENSITY CONTENT ADDRESSABLE MEMORY USING PHASE CHANGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12166285
|
Filing Dt:
|
07/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
ULTRA THIN CHANNEL (UTC) MOSFET STRUCTURE FORMED ON BOX REGIONS HAVING DIFFERENT DEPTHS AND DIFFERENT THICKNESSES BENEATH THE UTC AND SOURCEDRAIN REGIONS AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12166311
|
Filing Dt:
|
07/01/2008
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY USING PHASE CHANGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12166362
|
Filing Dt:
|
07/02/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
STRUCTURE FOR CHARGE DISSIPATION DURING FABRICATION OF INTEGRATED CIRCUITS AND ISOLATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12166934
|
Filing Dt:
|
07/02/2008
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
PHASE CHANGE MEMORY PROGRAMMING METHOD WITHOUT RESET OVER-WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12168328
|
Filing Dt:
|
07/07/2008
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
RADIO FREQUENCY (RF) INTEGRATED CIRCUIT (IC) PACKAGES HAVING CHARACTERISTICS SUITABLE FOR MASS PRODUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12169674
|
Filing Dt:
|
07/09/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
EMBEDDED SILICON GERMANIUM USING A DOUBLE BURIED OXIDE SILICON-ON-INSULATOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12170462
|
Filing Dt:
|
07/10/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
SOFT ERROR CORRECTION IN SLEEPING PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12172452
|
Filing Dt:
|
07/14/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
WAFER SCALE MEMBRANE FOR THREE-DIMENSIONAL INTEGRATED CIRCUIT DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12173407
|
Filing Dt:
|
07/15/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
INTEGRATED CIRCUITS COMPRISING RESISTORS HAVING DIFFERENT SHEET RESISTANCES AND METHODS OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12173642
|
Filing Dt:
|
07/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING STRAINED SI FOR CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12173803
|
Filing Dt:
|
07/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
PREVENTION AND CONTROL OF INTERMETALLIC ALLOY INCLUSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12174497
|
Filing Dt:
|
07/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
METHODS FOR REMOVING A METAL-COMPRISING MATERIAL FROM A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12174994
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
CRACKSTOP STRUCTURES AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12175214
|
Filing Dt:
|
07/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR DATA DECOMPRESSION IN THE PRESENCE OF MEMORY HIERARCHIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12176975
|
Filing Dt:
|
07/21/2008
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
APPARATUS AND METHODS FOR CONSTRUCTING ANTENNAS USING VIAS AS RADIATING ELEMENTS FORMED IN A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12177020
|
Filing Dt:
|
07/21/2008
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
STRUCTURE AND APPARATUS FOR COOLING INTEGRATED CIRCUITS USING COPPER MICROCHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12177194
|
Filing Dt:
|
07/22/2008
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
SEGMENTATION OF A DIE STACK FOR 3D PACKAGING THERMAL MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12177231
|
Filing Dt:
|
07/22/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
DATA-DEPENDENT JITTER PRE-EMPHASIS FOR HIGH-SPEED SERIAL LINK TRANSMITTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12177252
|
Filing Dt:
|
07/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
RECEIVER AND INTEGRATED AM-FM/IQ DEMODULATORS FOR GIGABIT-RATE DATA DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12177300
|
Filing Dt:
|
07/22/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
RESOURCE ADAPTIVE SPECTRUM ESTIMATION OF STREAMING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12180010
|
Filing Dt:
|
07/25/2008
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
ELECTRONIC STRUCTURES UTILIZING ETCH RESISTANT BORON AND PHOSPHORUS MATERIALS AND METHODS TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12180586
|
Filing Dt:
|
07/28/2008
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
INCREASING EFFECTIVE TRANSISTOR WITDTH IN MEMORY ARRAYS WITH DUAL BITLINES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12180827
|
Filing Dt:
|
07/28/2008
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
Techniques for Layer Transfer Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12180927
|
Filing Dt:
|
07/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
BURIED CHANNEL MOSFET USING III-V COMPOUND SEMICONDUCTORS AND HIGH K GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12180989
|
Filing Dt:
|
07/28/2008
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR NANO PROBING A SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12181335
|
Filing Dt:
|
07/29/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
METHOD OF MANUFACTURING A DUAL CONTACT TRENCH CAPACITOR.
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12181341
|
Filing Dt:
|
07/29/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
DESIGN STRUCTURE FOR DUAL CONTACT TRENCH CAPACITOR AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12181343
|
Filing Dt:
|
07/29/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
STRUCTURE FOR DUAL CONTACT TRENCH CAPACITOR AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12181843
|
Filing Dt:
|
07/29/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
FACILITATING SIMULATION OF A MODEL WITHIN A DISTRIBUTED ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12182158
|
Filing Dt:
|
07/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR WITH RAISED SOURCE/DRAIN FIN STRAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12182411
|
Filing Dt:
|
07/30/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
PERSISTENT CURRENT SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12182585
|
Filing Dt:
|
07/30/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
BACK-END-OF-LINE WIRING STRUCTURES WITH INTEGRATED PASSIVE ELEMENTS AND DESIGN STRUCTURES FOR A RADIOFREQUENCY INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12183169
|
Filing Dt:
|
07/31/2008
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
FIN-TYPE ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12183204
|
Filing Dt:
|
07/31/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
RIBONUCLEIC ACID INTERFERENCE MOLECULES OF ORYZA SATIVA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12183462
|
Filing Dt:
|
07/31/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
DESIGN STRUCTURE, STRUCTURE AND METHOD OF LATCH-UP IMMUNITY FOR HIGH AND LOW VOLTAGE INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12184421
|
Filing Dt:
|
08/01/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROBLEM DETERMINATION USING DEPENDENCY GRAPHS AND RUN-TIME BEHAVIOR MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12185095
|
Filing Dt:
|
08/03/2008
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
HIGH-RATE RLL ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
12185172
|
Filing Dt:
|
08/04/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
ON-CHIP AC SELF-TEST CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12185259
|
Filing Dt:
|
08/04/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
METAL ADHESION BY INDUCED SURFACE ROUGHNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12186588
|
Filing Dt:
|
08/06/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
ROBUST JITTER-FREE REMOTE CLOCK OFFSET MEASURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12186821
|
Filing Dt:
|
08/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
COMPUTER SYSTEM COMPRISING A SECURE BOOT MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12187419
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE, DESIGN STRUCTURE, AND METHOD HAVING IMPROVED ISOLATION AND HARMONICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12187436
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
INTEGRATED MILLIMETER WAVE ANTENNA AND TRANSCEIVER ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12187442
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
INTEGRATED MILLIMETER WAVE ANTENNA AND TRANSCEIVER ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12187511
|
Filing Dt:
|
08/07/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
MEMORY CONTROLLER FOR REDUCING TIME TO INITIALIZE MAIN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
12188230
|
Filing Dt:
|
08/08/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
METHOD OF MAKING THROUGH WAFER VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12188234
|
Filing Dt:
|
08/08/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
METAL WIRING STRUCTURE FOR INTEGRATION WITH THROUGH SUBSTRATE VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12188235
|
Filing Dt:
|
08/08/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
COMBINATION VIA AND PAD STRUCTURE FOR IMPROVED SOLDER BUMP ELECTROMIGRATION CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12188324
|
Filing Dt:
|
08/08/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
REDUCTION OF MEMORY INSTABILITY BY LOCAL ADAPTATION OF RE-CRYSTALLIZATION CONDITIONS IN A CACHE AREA OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12188381
|
Filing Dt:
|
08/08/2008
|
Publication #:
|
|
Pub Dt:
|
02/11/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A HIGH PERFORMANCE FET AND A HIGH VOLTAGE FET ON A SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12189983
|
Filing Dt:
|
08/12/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
NON-VOLATILE PROGRAMMABLE OPTICAL ELEMENT EMPLOYING F-CENTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12190220
|
Filing Dt:
|
08/12/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
CHANGING EFFECTIVE WORK FUNCTION USING ION IMPLANTATION DURING DUAL WORK FUNCTION METAL GATE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12191425
|
Filing Dt:
|
08/14/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
FINFET WITH LONGITUDINAL STRESS IN A CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12191441
|
Filing Dt:
|
08/14/2008
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
SYSTEM FOR PERFORMING A CO-SIMULATION AND/OR EMULATION OF HARDWARE AND SOFTWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12191519
|
Filing Dt:
|
08/14/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
ACTIVE INDUCTOR FOR ASIC APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
12191666
|
Filing Dt:
|
08/14/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
CIRCUITS AND METHODS FOR IMPLEMENTING TRANSFORMER-COUPLED AMPLIFIERS AT MILLIMETER WAVE FREQUENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12191687
|
Filing Dt:
|
08/14/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
SUSPENDED GERMANIUM PHOTODETECTOR FOR SILICON WAVEGUIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12192272
|
Filing Dt:
|
08/15/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
DESIGN STRUCTURE FOR SWITCHING DIGITAL CIRCUIT CLOCK NET DRIVER WITHOUT LOSING CLOCK PULSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12192491
|
Filing Dt:
|
08/15/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
STRUCTURE, DESIGN STRUCTURE AND METHOD OF MANUFACTURING DUAL METAL GATE VT ROLL-UP STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12192517
|
Filing Dt:
|
08/15/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
STRUCTURE, DESIGN STRUCTURE AND METHOD OF MANUFACTURING DUAL METAL GATE VT ROLL-UP STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
12193339
|
Filing Dt:
|
08/18/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
SELF-ALIGNED BORDERLESS CONTACTS FOR HIGH DENSITY ELECTRONIC AND MEMORY DEVICE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12194198
|
Filing Dt:
|
08/19/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
3D INTEGRATED CIRCUIT DEVICE FABRICATION USING INTERFACE WAFER AS PERMANENT CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12194211
|
Filing Dt:
|
08/19/2008
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
Title:
|
METHOD FOR FABRICATING A 3D INTEGRATED CIRCUIT DEVICE HAVING LOWER-COST ACTIVE CIRCUITRY LAYERS STACKED BEFORE HIGHER-COST ACTIVE CIRCUITRY LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
12194448
|
Filing Dt:
|
08/19/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
ELECTRONIC PACKAGE WITH A THERMAL INTERPOSER AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12195565
|
Filing Dt:
|
08/21/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
OPTICAL WAVEGUIDE WITH PERIODIC SUB-WAVELENGTH SIZED REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12197079
|
Filing Dt:
|
08/22/2008
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING MIXED RARE EARTH OXIDE FORMED ON SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
12197688
|
Filing Dt:
|
08/25/2008
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
EMBEDDED NANOPARTICLE FILMS AND METHOD FOR THEIR FORMATION IN SELECTIVE AREAS ON A SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12197980
|
Filing Dt:
|
08/25/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
OPTIMIZING A NETLIST CIRCUIT REPRESENTATION BY LEVERAGING BINARY DECISION DIAGRAMS TO PERFORM REWRITING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12198239
|
Filing Dt:
|
08/26/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
HARDWARE BASED MULTI-DIMENSIONAL ENCRYPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12198974
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
HARDWARE MONITORING AND DECISION MAKING FOR TRANSITIONING IN AND OUT OF LOW-POWER STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12199063
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
DEVICE AND METHOD FOR FABRICATING DOUBLE-SIDED SOI WAFER SCALE PACKAGE WITH OPTICAL THROUGH VIA CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12199407
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH ENCASING CAP AND METHODS OF MAKING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12199438
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
MEMORY SENSING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12199516
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
FORMATION OF CARBON AND SEMICONDUCTOR NANOMATERIALS USING MOLECULAR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12200538
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
DEEP TRENCH CAPACITOR FOR SOI CMOS DEVICES FOR SOFT ERROR IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
12201266
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12201801
|
Filing Dt:
|
08/29/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
DEVICE AND PROCESS OF FORMING DEVICE WITH DEVICE STRUCTURE FORMED IN TRENCH AND GRAPHENE LAYER FORMED THEREOVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12202500
|
Filing Dt:
|
09/02/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
CO-OPTIMIZATION OF EMBEDDED SYSTEMS UTILIZING SYMBOLIC EXECUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12203456
|
Filing Dt:
|
09/03/2008
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
Title:
|
MULTIPROCESSOR COMMUNICATION DEVICE AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12204395
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A METAL GATE STACK OF REDUCED HEIGHT AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12205361
|
Filing Dt:
|
09/05/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
METHOD OF FORMING ISOLATION REGIONS FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12207713
|
Filing Dt:
|
09/10/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF PRODUCING A LAND GRID ARRAY INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12208071
|
Filing Dt:
|
09/10/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR MAKING A PROCESSOR SIDEBAND INTERFACE ADHERE TO SECURE MODE RESTRICTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12208581
|
Filing Dt:
|
09/11/2008
|
Publication #:
|
|
Pub Dt:
|
05/14/2009
| | | | |
Title:
|
LAND GRID ARRAY INTERPOSER PRODUCING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
12210703
|
Filing Dt:
|
09/15/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FABRICATING A METAL GATE CMOS WITH AT LEAST A SINGLE GATE METAL AND DUAL GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12211435
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
MODIFICATIONS OF AUDIO COMMUNICATIONS IN AN ONLINE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12211647
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METAL GATE CMOS WITH AT LEAST A SINGLE GATE METAL AND DUAL GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12211649
|
Filing Dt:
|
09/16/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METAL GATE CMOS WITH AT LEAST A SINGLE GATE METAL AND DUAL GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12212998
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FORMING A SUBSTRATE WITH INTERPOSER CHANNELS FOR COOLING THE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
12220521
|
Filing Dt:
|
07/25/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD OF FABRICATING SELF-ALIGNED BIPOLAR TRANSISTOR HAVING TAPERED COLLECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12233104
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
COOLING OF SUBSTRATE USING INTERPOSER CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12234100
|
Filing Dt:
|
09/19/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
PIEZO-DRIVEN NON-VOLATILE MEMORY CELL WITH HYSTERETIC RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12236003
|
Filing Dt:
|
09/23/2008
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
INTERPOSER INCLUDING VOLTAGE REGULATOR AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
12237148
|
Filing Dt:
|
09/24/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12239688
|
Filing Dt:
|
09/26/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
LOCK AND KEY THROUGH-VIA METHOD FOR WAFER LEVEL 3 D INTEGRATION AND STRUCTURES PRODUCED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12243759
|
Filing Dt:
|
10/01/2008
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
METHOD TO REDUCE A VIA AREA IN A PHASE CHANGE MEMORY CELL
|
|