|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09234282
|
Filing Dt:
|
01/19/1999
|
Title:
|
SPACER PATTERNED, HIGH DIELECTRIC CONSTANT CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09234430
|
Filing Dt:
|
01/20/1999
|
Title:
|
SYSTEM FOR CONFIGURING A FLASH MEMORY CARD TO A SELECTED OPERATING MODE BY MONITORING AN UNENCODED SIGNAL FROM A HOST AND AN ENCODED SIGNAL IN THE CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09234942
|
Filing Dt:
|
01/21/1999
|
Title:
|
METHOD FOR CONTROLLED ERASING MEMORY DEVICES, IN PARTICULAR ANALOG AND MULTI-LEVEL FLASH-EEPROM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09235080
|
Filing Dt:
|
01/21/1999
|
Title:
|
CIRCUIT AND METHOD FOR READING AND WRITING DATA IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09235224
|
Filing Dt:
|
01/22/1999
|
Title:
|
METHOD FOR CONDITIONING A POLISHING PAD USED IN CHEMICAL-MECHANICAL PLANARIZATION OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09235225
|
Filing Dt:
|
01/22/1999
|
Title:
|
METHOD FOR POST CHEMICAL-MECHANICAL PLANARIZATION CLEANING OF CSEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09235226
|
Filing Dt:
|
01/22/1999
|
Title:
|
UNDER-PAD FOR CHEMICAL-MECHANICAL PLANARIZATION OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09235227
|
Filing Dt:
|
01/22/1999
|
Title:
|
CHEMICAL-MECHANICAL PLANARIZATION MACHINE AND METHOD FOR UNIFORMLY PLANARIZING SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09235468
|
Filing Dt:
|
01/22/1999
|
Title:
|
SEMICONDUCTOR MEMORY WITH TEST CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09235568
|
Filing Dt:
|
01/22/1999
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY MEMORY DEVICES, METHODS OF FORMING CAPACITOR CONTAINERS, METHODS OF MAKING ELECTRICAL CONNECTION TO CIRCUIT NODES AND RELATED INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09236649
|
Filing Dt:
|
01/26/1999
|
Title:
|
METHOD AND APPARATUS FOR PROPERLY DISABLING HIGH CURRENT PARTS IN A PARALLEL TEST ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09236761
|
Filing Dt:
|
01/25/1999
|
Title:
|
ETCH PROCESS FOR ALIGNING A CAPACITOR STRUCTURE AND AN ADJACENT CONTACT CORRIDOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09236825
|
Filing Dt:
|
01/25/1999
|
Title:
|
PROCESS FOR SELECTIVELY ETCHING SILICON NITRIDE IN THE PRESENCE OF SILICON OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09237004
|
Filing Dt:
|
01/25/1999
|
Title:
|
ION-ASSISTED OXIDATION METHODS AND THE RESULTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09237394
|
Filing Dt:
|
01/26/1999
|
Title:
|
DISPLAY DEVICE WITH GRILLE HAVING GETTER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09237482
|
Filing Dt:
|
01/26/1999
|
Title:
|
METHOD OF FORMING SELF-ALIGNED ISOLATED PLUGGED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09237501
|
Filing Dt:
|
01/26/1999
|
Title:
|
NON-VOLATILE MEMORY SYSTEM HAVING INTERNAL DATA VERIFICATION TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09237998
|
Filing Dt:
|
01/26/1999
|
Title:
|
METHOD AND APPARATUS FOR TESTING OF DIELECTRIC DEFECTS IN A PACKAGED SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09238289
|
Filing Dt:
|
01/28/1999
|
Title:
|
VOLTAGE DIFFERENTIAL SENSING CIRCUIT AND METHODS OF USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09239908
|
Filing Dt:
|
01/29/1999
|
Title:
|
HIGH-VOLTAGE PUMP ARCHITECTURE FOR INTEGRATED ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09239911
|
Filing Dt:
|
01/29/1999
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
METHOD TO ACCESS MEMORY BASED ON A PROGRAMMABLE PAGE LIMIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09240395
|
Filing Dt:
|
01/29/1999
|
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES WITH TRANSITION METAL BORIDE FILMS AS DIFFUSION BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09240526
|
Filing Dt:
|
01/29/1999
|
Title:
|
DEVICE TO ACCESS MEMORY BASED ON A PROGRAMMABLE PAGE LIMIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09241061
|
Filing Dt:
|
02/01/1999
|
Title:
|
SILICON MULTI-CHIP MODULE PACKAGING WITH INTEGRATED PASSIVE COMPONENTS AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09241553
|
Filing Dt:
|
02/01/1999
|
Title:
|
METHOD, APPARATUS AND SYSTEM FOR WAFER LEVEL TESTING SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09243220
|
Filing Dt:
|
02/01/1999
|
Title:
|
SEMICONDUCTOR PROCESSING METHOD OF FORMING A CONTACT OPENING TO A REGION ADJACENT A FIELD ISOLATION MASS, AND A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09243584
|
Filing Dt:
|
02/03/1999
|
Title:
|
INDUCTOR WITH MAGNETIC MATERIAL LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09243587
|
Filing Dt:
|
02/03/1999
|
Title:
|
HIGH AND NEGATIVE VOLTAGE COMPARE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09243929
|
Filing Dt:
|
02/03/1999
|
Title:
|
MATRIX-ADDRESSABLE DISPLAY WITH MINIMUM COLUMN-ROW OVERLAP AND MAXIMUM METAL LINE-WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09243942
|
Filing Dt:
|
02/04/1999
|
Title:
|
DEPOSITION OF SMOOTH ALUMINUM FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09244557
|
Filing Dt:
|
02/03/1999
|
Title:
|
METHOD OF JOINTLY FORMING STACKED CAPACITORS AND ANTIFUSES METHOD OF BLOWING ANTIFUSES AND ANTIFUSES AND STACKED CAPACITORS CONSTITUTING A PART OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09244733
|
Filing Dt:
|
02/05/1999
|
Title:
|
HERMETIC CHIP AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09244917
|
Filing Dt:
|
02/10/1999
|
Title:
|
FAST POWER UP REFERENCE VOLTAGE CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09244920
|
Filing Dt:
|
02/04/1999
|
Title:
|
FLASH MEMORY SYSTEM HAVING FAST ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09244948
|
Filing Dt:
|
02/04/1999
|
Title:
|
METHOD AND APPARATUS FOR UNIFORMLY PLANARIZING A MICROELECTRONIC SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09244972
|
Filing Dt:
|
02/05/1999
|
Title:
|
TAPE UNDER FRAME FOR CONVENTIONAL-TYPE IC PACKAGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09245108
|
Filing Dt:
|
01/13/1999
|
Title:
|
METHOD FOR BURNING IN AND DIAGNOSTICALLY TESTING A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09245996
|
Filing Dt:
|
02/05/1999
|
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09246029
|
Filing Dt:
|
02/05/1999
|
Title:
|
TEMPERATURE-STABLE CURRENT GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09246668
|
Filing Dt:
|
02/05/1999
|
Title:
|
WIRE BOND MONITORING SYSTEM FOR LAYERED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09246918
|
Filing Dt:
|
02/09/1999
|
Title:
|
DEVICES HAVING IMPROVED CAPACITANCE AND METHODS OF THEIR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09247009
|
Filing Dt:
|
02/08/1999
|
Title:
|
MULTIPLE DIE STACK APPARATUS EMPLOYING T-SHAPED INTERPOSER ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09247126
|
Filing Dt:
|
02/08/1999
|
Title:
|
A METHOD OF FORMING A CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09247680
|
Filing Dt:
|
02/09/1999
|
Title:
|
CURRENT MODE SIGNAL INTERCONNECTS AND CMOS AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09247701
|
Filing Dt:
|
02/10/1999
|
Title:
|
MEMORY DEVICE COMMUNICATION LINE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09247994
|
Filing Dt:
|
02/10/1999
|
Title:
|
SYNCHRONOUS DRAM CHACHE USING WRITE SIGNAL TO TO DETERMINE SINGLE OR BURST WRITE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09248091
|
Filing Dt:
|
02/10/1999
|
Title:
|
METHOD OF FORMING AN ELECTRICAL CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09248499
|
Filing Dt:
|
02/10/1999
|
Title:
|
METHOD FOR IMPROVED METAL FILL BY TREATMENT OF MOBILITY LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09248908
|
Filing Dt:
|
02/12/1999
|
Title:
|
THERMAL CONDITIONING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09249478
|
Filing Dt:
|
02/12/1999
|
Title:
|
METHOD FOR PECVD DEPOSITION OF SELECTED MATERIAL FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09249659
|
Filing Dt:
|
02/12/1999
|
Title:
|
INTERLEVEL DIELECTRIC STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09249787
|
Filing Dt:
|
02/16/1999
|
Title:
|
SIMPLIFIED ETCHING TECHNIQUE FOR PRODUCING MULTIPLE UNDERCUT PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09250067
|
Filing Dt:
|
02/12/1999
|
Title:
|
SELF-CONTAINED THERMAL CONDITIONING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09250071
|
Filing Dt:
|
02/12/1999
|
Title:
|
THERMAL CONDITIONING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09250289
|
Filing Dt:
|
02/12/1999
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENTS USING FOCUSED LASER BEAM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09250366
|
Filing Dt:
|
02/12/1999
|
Title:
|
SELF-CONTAINED THERMAL CONDITIONING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09250484
|
Filing Dt:
|
02/12/1999
|
Title:
|
THERMAL CONDITIONING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09250592
|
Filing Dt:
|
02/16/1999
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
Title:
|
TEMPERATURE COMPENSATED REFERENCE VOLTAGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09250593
|
Filing Dt:
|
02/16/1999
|
Title:
|
METHOD AND APPARATUS FOR SIMULTANEOUS MEMORY SUBARRAY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
09250940
|
Filing Dt:
|
02/18/1999
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09250950
|
Filing Dt:
|
02/16/1999
|
Title:
|
APPARATUS FOR UNIFORM GAS AND RADIANT HEAT DISPERSION FOR SOLID STATE FABRICTION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09250992
|
Filing Dt:
|
02/16/1999
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING SELF-ALIGNED CONTACT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09250994
|
Filing Dt:
|
02/16/1999
|
Title:
|
INSERT FOR SEATING A MICROELECTRONIC DEVICE HAVING A PROTRUSION AND A PLURALITY OF RAISED-CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09251219
|
Filing Dt:
|
02/16/1999
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
Title:
|
PROCESSING METHODS OF FORMING AN ELECTRICALLY CONDUCTIVE PLUG TO A NODE LOCATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09251252
|
Filing Dt:
|
02/16/1999
|
Title:
|
METHOD AND APPARATUS FOR REDUCING BGA WARPAGE CAUSED BY ENCAPSULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09251264
|
Filing Dt:
|
02/16/1999
|
Title:
|
METHODS OF FORMING SILICON-COMPRISING MATERIALS HAVING ROUGHENED OUTER SURFACES, AND METHODS OF FORMING CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09251281
|
Filing Dt:
|
02/16/1999
|
Title:
|
TIMER CIRCUIT WITH PROGRAMMABLE DECODE CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09251758
|
Filing Dt:
|
02/18/1999
|
Title:
|
SMART COLUMN CONTROLS FOR HIGH SPEED MULTI-RESOLUTION SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09251954
|
Filing Dt:
|
02/17/1999
|
Title:
|
METHOD OF CHECKING DATA INTEGRITY FOR A RAID 1 SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09252369
|
Filing Dt:
|
02/18/1999
|
Title:
|
MEMORY ARCHITECTURE AND DECODER ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09252448
|
Filing Dt:
|
02/18/1999
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
FABRICATION OF SEMICODUCTOR DEVICES USING ANTI- REFLECTIVE COATINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09252697
|
Filing Dt:
|
02/18/1999
|
Title:
|
FORMATION OF ELECTRICAL CONTACTS TO CONDUCTIVE ELEMENTS IN THE FABRICATION OF SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09253062
|
Filing Dt:
|
02/19/1999
|
Title:
|
ALIGNMENT METHOD FOR FIELD EMISSION AND PLASMA DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09253227
|
Filing Dt:
|
02/19/1999
|
Title:
|
INTEGRATED CIRCUIT PACKAGES, BALL-GRID ARRAY INTEGRATED CIRCUIT PACKAGES AND METHODS OF PACKAGING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09253323
|
Filing Dt:
|
02/19/1999
|
Title:
|
EFFICIENT VCCP SUPPLY WITH REGULATION FOR VOLTAGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09253330
|
Filing Dt:
|
02/19/1999
|
Title:
|
TEST CARRIER WITH FORCE APPLYING MECHANISM GUIDE AND TERMINAL CONTACT PROTECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09253578
|
Filing Dt:
|
02/19/1999
|
Title:
|
TEST CARRIER WITH DECOUPLING CAPACITORS FOR TESTING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09253611
|
Filing Dt:
|
02/19/1999
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
SELECTIVE DEPOSITION OF SOLDER BALL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09253626
|
Filing Dt:
|
02/19/1999
|
Title:
|
MULTIPLE STAGED POWER UP OF INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09253632
|
Filing Dt:
|
02/19/1999
|
Title:
|
INTERPOSER FOR SEMICONDUCTOR COMPONENTS HAVING CONTACT BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09255069
|
Filing Dt:
|
02/22/1999
|
Title:
|
REDUNDANT ROW TOPOLOGY CIRCUIT, AND MEMORY DEVICE AND TEST SYSTEM USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09255071
|
Filing Dt:
|
02/22/1999
|
Title:
|
METHOD AND APPARATUS FOR SIGNAL TRANSITION DETECTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09255077
|
Filing Dt:
|
02/22/1999
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
Title:
|
PSEUDO-DIFFERENTIAL AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09255244
|
Filing Dt:
|
02/22/1999
|
Title:
|
SYSTEM AND METHOD FOR SCOPING GLOBAL NETS IN A FLAT NETLIST
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09255468
|
Filing Dt:
|
02/22/1999
|
Title:
|
APPARATUS AND SYSTEM FOR FABRICATING LITHOGRAPHIC STENCIL MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09255554
|
Filing Dt:
|
02/22/1999
|
Title:
|
ASYMMETRIC TRANSFER MOLDING METHOD AND AN ASYMMETRIC ENCAPSULATION MADE THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09255667
|
Filing Dt:
|
02/23/1999
|
Title:
|
METHODS OF FORMING INTEGRATED CIRCUITRY AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09255962
|
Filing Dt:
|
02/23/1999
|
Title:
|
A METHOD AND STRUCTURE FOR IMPROVED ALIGNMENT TOLERANCE IN MULTIPLE, SINGULATED PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09256125
|
Filing Dt:
|
02/24/1999
|
Title:
|
VARIABLE EQUILIBRATE VOLTAGE CIRCUIT FOR PAIRED DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09256328
|
Filing Dt:
|
02/23/1999
|
Title:
|
VOLTAGE INDEPENDENT FUSE CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09256603
|
Filing Dt:
|
02/23/1999
|
Title:
|
SENSE AMPLIFIER FOR NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09256648
|
Filing Dt:
|
02/23/1999
|
Title:
|
BITLINE BIAS CIRCUIT FOR NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09256867
|
Filing Dt:
|
02/24/1999
|
Title:
|
RECESSED TAPE AND METHOD FOR FORMING A BGA ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09256871
|
Filing Dt:
|
02/24/1999
|
Title:
|
CIRCUITS AND METHOD FOR MULTI-LEVEL DATA THROUGH A SINGLE INPUT/OUTPUT PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09256882
|
Filing Dt:
|
02/24/1999
|
Title:
|
FIELD EMISSION DISPLAYS WITH REDUCED LIGHT LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09257401
|
Filing Dt:
|
02/25/1999
|
Title:
|
SILICON OXIDE CO-DEPOSITION/ETCHING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09257466
|
Filing Dt:
|
02/24/1999
|
Title:
|
HOMOJUNCTION SEMICONDUCTOR DEVICES WITH LOW BARRIER TUNNEL OXIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09257567
|
Filing Dt:
|
02/25/1999
|
Title:
|
DIE PADDLE HEAT SINK WITH THERMAL POSTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09257659
|
Filing Dt:
|
02/25/1999
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
LOW TEMPERATURE SILICON WAFER BOND PROCESS WITH BULK MATERIAL BOND STRENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09257682
|
Filing Dt:
|
02/26/1999
|
Title:
|
LOW CONSUMPTION BOOSTED VOLTAGE DRIVING CIRCUIT
|
|