|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12579124
|
Filing Dt:
|
10/14/2009
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
Title:
|
REAL-TIME PERFORMANCE MODELING OF SOFTWARE SYSTEMS WITH MULTI-CLASS WORKLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12579654
|
Filing Dt:
|
10/15/2009
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING EFUSES OF ENHANCED PROGRAMMING EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12580330
|
Filing Dt:
|
10/16/2009
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
TECHNIQUES FOR ANALYSIS OF LOGIC DESIGNS WITH TRANSIENT LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12603838
|
Filing Dt:
|
10/22/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
TRIPLE GATE AND DOUBLE GATE FINFETS WITH DIFFERENT VERTICAL DIMENSION FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12604614
|
Filing Dt:
|
10/23/2009
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
SOLID STATE DRIVE WITH FLASH SPARING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
12604703
|
Filing Dt:
|
10/23/2009
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
MICROSTRUCTURE DEVICE INCLUDING A METALLIZATION STRUCTURE WITH SELF-ALIGNED AIR GAPS BETWEEN CLOSELY SPACED METAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12605523
|
Filing Dt:
|
10/26/2009
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
NANOWIRE STRESS SENSORS, STRESS SENSOR INTEGRATED CIRCUITS, AND DESIGN STRUCTURES FOR A STRESS SENSOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12607104
|
Filing Dt:
|
10/28/2009
|
Publication #:
|
|
Pub Dt:
|
04/28/2011
| | | | |
Title:
|
BI-LAYER NFET EMBEDDED STRESSOR ELEMENT AND INTEGRATION TO ENHANCE DRIVE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12608368
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
HYBRID BONDING INTERFACE FOR 3-DIMENSIONAL CHIP INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12608518
|
Filing Dt:
|
10/29/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
COUPLING DEVICE FOR USE IN OPTICAL WAVEGUIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
12610291
|
Filing Dt:
|
10/31/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
Yield Computation and Optimization for Selective Voltage Binning
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
12611421
|
Filing Dt:
|
11/03/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
UTILIZATION OF ORGANIC BUFFER LAYER TO FABRICATE HIGH PERFORMANCE CARBON NANOELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12611519
|
Filing Dt:
|
11/03/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
APPARATUS FOR THERMAL CHARACTERIZATION UNDER NON-UNIFORM HEAT LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
12611561
|
Filing Dt:
|
11/03/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
SYSTEMS AND METHODS FOR RESOURCE LEAK DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12611947
|
Filing Dt:
|
11/04/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
ALIGNMENT METHOD FOR SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12612743
|
Filing Dt:
|
11/05/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
METHOD OF FABRICATING A HIGH Q FACTOR INTEGRATED CIRCUIT INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12613551
|
Filing Dt:
|
11/06/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
CAPPING OF COPPER INTERCONNECT LINES IN INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12613574
|
Filing Dt:
|
11/06/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
HYBRID DOUBLE BOX BACK GATE SILICON-ON-INSULATOR WAFERS WITH ENHANCED MOBILITY CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12614224
|
Filing Dt:
|
11/06/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
AXIOCENTRIC SCRUBBING LAND GRID ARRAY CONTACTS AND METHODS FOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12614906
|
Filing Dt:
|
11/09/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
HIGH-K/METAL GATE CMOS FINFET WITH IMPROVED PFET THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
12615175
|
Filing Dt:
|
11/09/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
Lock and Key Through-Via Method for Wafer Level 3D Integration and Structures Produced Thereby
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12615354
|
Filing Dt:
|
11/10/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
AIR GAP INTERCONNECT STRUCTURES AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12615358
|
Filing Dt:
|
11/10/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
NONVOLATILE NANO-ELECTROMECHANICAL SYSTEM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12616259
|
Filing Dt:
|
11/11/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
PROCESS FOR REVERSING TONE OF PATTERNS ON INTEGERATED CIRCUIT AND STRUCTURAL PROCESS FOR NANOSCALE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12616534
|
Filing Dt:
|
11/11/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
METHODS AND SYSTEMS FOR VARIABLE GROUP SELECTION AND TEMPORAL CAUSAL MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
12616941
|
Filing Dt:
|
11/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
SINGLE METAL GATE CMOS INTEGRATION BY INTERMIXING POLARITY SPECIFIC CAPPING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12617084
|
Filing Dt:
|
11/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
BORDERLESS CONTACTS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12617770
|
Filing Dt:
|
11/13/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SELF-ALIGNED GRAPHENE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12618871
|
Filing Dt:
|
11/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
ISOLATION STRUCTURES FOR SOI DEVICES WITH ULTRATHIN SOI AND ULTRATHIN BOX
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12618895
|
Filing Dt:
|
11/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
EMBEDDED PHOTODETECTOR APPARATUS IN A 3D CMOS CHIP STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
12619285
|
Filing Dt:
|
11/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SOI CMOS STRUCTURE HAVING PROGRAMMABLE FLOATING BACKPLATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12619298
|
Filing Dt:
|
11/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHODS FOR PHOTO-PATTERNABLE LOW-K (PPLK) INTEGRATION WITH CURING AFTER PATTERN TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
12620083
|
Filing Dt:
|
11/17/2009
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
MULTIPLE GATE TRANSISTOR HAVING HOMOGENOUSLY SILICIDED FIN END PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12620234
|
Filing Dt:
|
11/17/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
STRUCTURE AND METHOD TO OBTAIN EOT SCALED DIELECTRIC STACKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12620320
|
Filing Dt:
|
11/17/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
FABRICATION OF GRAPHENE NANOELECTRONIC DEVICES ON SOI STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12620629
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING MIXED RARE EARTH OXIDE FORMED ON SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12621460
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
HYBRID FINFET/PLANAR SOI FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12621956
|
Filing Dt:
|
11/19/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
SEMISPHERICAL INTEGRATED CIRCUIT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12622461
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
METHODS, PHOTOMASKS AND METHODS OF FABRICATING PHOTOMASKS FOR IMPROVING DAMASCENE WIRE UNIFORMITY WITHOUT REDUCING PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12623462
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
POWER DELIVERY IN A HETEROGENEOUS 3-D STACKED APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12624141
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
HIGH DENSITY LOW POWER NANOWIRE PHASE CHANGE MATERIAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12624633
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
COMPOSITE MEMBRANES WITH PERFORMANCE ENHANCING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12624677
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
FREQUENCY LOCKED FEEDBACK LOOP FOR WIRELESS COMMUNICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12625703
|
Filing Dt:
|
11/25/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
METHOD AND APPARATUS FOR INCREASED EFFECTIVENESS OF DELAY AND TRANSISTION FAULT TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12625827
|
Filing Dt:
|
11/25/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
EMBEDDED STRESSOR FOR SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12625855
|
Filing Dt:
|
11/25/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
SINGLE MASK ADDER PHASE CHANGE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12627747
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
NANOPILLAR E-FUSE STRUCTURE AND PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12628663
|
Filing Dt:
|
12/01/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING FINFETS WITH MULTIPLE DOPING REGIONS ON A SAME CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12630942
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
GATE-ALL-AROUND NANOWIRE TUNNEL FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12631199
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
GATE-ALL-AROUND NANOWIRE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12631203
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
NANOWIRE FET HAVING INDUCED RADIAL STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12631213
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
SELF-ALIGNED CONTACTS FOR NANOWIRE FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12631218
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
NANOWIRE FET HAVING INDUCED RADIAL STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12631310
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
RESISTIVE MEMORY DEVICES HAVING A NOT-AND (NAND) STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12632030
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
CHIP INDUCTOR WITH FREQUENCY DEPENDENT INDUCTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12632040
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
MICRO-ELECTRO-MECHANICAL SYSTEM TILTABLE LENS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12632154
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
COUPLING PIEZOELECTRIC MATERIAL GENERATED STRESSES TO DEVICES FORMED IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12632836
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
09/30/2010
| | | | |
Title:
|
HORIZONTAL MICRO-ELECTRO-MECHANICAL-SYSTEM SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12634742
|
Filing Dt:
|
12/10/2009
|
Publication #:
|
|
Pub Dt:
|
09/23/2010
| | | | |
Title:
|
INTERCONNECT STRUCTURES, METHODS FOR FABRICATING INTERCONNECT STRUCTURES, AND DESIGN STRUCTURES FOR A RADIOFREQUENCY INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12635385
|
Filing Dt:
|
12/10/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
DIRECT MEMORY ACCESS (DMA) ADDRESS TRANSLATION IN AN INPUT/OUTPUT MEMORY MANAGEMENT UNIT (IOMMU)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
12635599
|
Filing Dt:
|
12/10/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
IMPROVING DATA AVAILABILITY DURING FAILURE DETECTION AND RECOVERY PROCESSING IN A SHARED RESOURCE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
12636426
|
Filing Dt:
|
12/11/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
ISOLATION OF SINGLE-WALLED CARBON NANOTUBES FROM DOUBLE AND MULTI-WALLED CARBON NANOTUBES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
12637016
|
Filing Dt:
|
12/14/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
Modeling for Soft Error Specification
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12638004
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCORPORATING MULTIPLE NITRIDE LAYERS TO IMPROVE THERMAL DISSIPATION AWAY FROM A DEVICE AND A METHOD OF FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12640444
|
Filing Dt:
|
12/17/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
LOCAL SILICIDATION OF VIA BOTTOMS IN METALLIZATION SYSTEMS OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
12641959
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHODS OF DIRECTED SELF-ASSEMBLY AND LAYERED STRUCTURES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12642018
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHODS OF DIRECTED SELF-ASSEMBLY, AND LAYERED STRUCTURES FORMED THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12642331
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
METHOD OF MANUFACTURING SUPERCONDUCTING LOW PASS FILTER FOR QUANTUM COMPUTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12642989
|
Filing Dt:
|
12/21/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
HEAT DISSIPATION IN TEMPERATURE CRITICAL DEVICE AREAS OF SEMICONDUCTOR DEVICES BY HEAT PIPES CONNECTING TO THE SUBSTRATE BACKSIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12648400
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ADJUSTING CONFIGURATION OF A MULTIPLE GATE TRANSISTOR BY CONTROLLING INDIVIDUAL FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12648442
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
AUTOMATED RELATIONSHIP CLASSIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12648867
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
TRANSISTOR DEVICE COMPRISING AN EMBEDDED SEMICONDUCTOR ALLOY HAVING AN ASYMMETRIC CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12651504
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ULTRA LOW-POWER CMOS BASED BIO-SENSOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12651608
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
TRENCH MEMORY WITH SELF-ALIGNED STRAP FORMED BY SELF-LIMITING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12651804
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTION TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12652428
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METAL-GATED MOSFET DEVICES HAVING SCALED GATE STACK THICKNESS INCLUDING GETTERING SPECIES IN A BURIED OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12652546
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ANALYZING ANTICIPATED VALUE AND EFFORT IN USING CLOUD COMPUTING TO PROCESS A SPECIFIED WORKLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
12658615
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
COATING COMPOSITIONS SUITABLE FOR USE WITH AN OVERCOATED PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12678298
|
Filing Dt:
|
07/08/2010
|
Publication #:
|
|
Pub Dt:
|
11/18/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12683080
|
Filing Dt:
|
01/06/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
TUNNEL JUNCTION VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12683465
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
12683634
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
Body-Tied Asymmetric N-Type Field Effect Transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12684174
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
PRECAST THERMAL INTERFACE ADHESIVE FOR EASY AND REPEATED, SEPARATION AND REMATING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12684185
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DEPOSITION OF AMORPHOUS PHASE CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
12684280
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NANOWIRE PIN TUNNEL FIELD EFFECT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12684372
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
OPTIMIZED FREE LAYER FOR SPIN TORQUE MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
12684510
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
READ DIRECTION FOR SPIN-TORQUE BASED MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12684697
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD OF FABRICATING MULTI-FINGERED SEMICONDUCTOR DEVICES ON A COMMON SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
12685022
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
METHOD AND SYSTEM FOR SEMICONDUCTOR PROCESS CONTROL AND MONITORING BY USING A DATA QUALITY METRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12685734
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
NANOPOROUS SEMI-PERMEABLE MEMBRANE AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12685938
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
Chemical-Mechanical Polishing Formulation and Methods of Use
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
12687273
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) INTEGRATED CIRCUIT WITH ON-CHIP RESISTORS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12687610
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
SEMICONDUCTOR TRANSISTOR DEVICE STRUCTURE WITH BACK SIDE GATE CONTACT PLUGS, AND RELATED MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
12688929
|
Filing Dt:
|
01/18/2010
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
Title:
|
HIGH PERFORMANCE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12689268
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND STRUCTURE TO REDUCE SOFT ERROR RATE SUSCEPTIBILITY IN SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12689339
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
STRAINED CMOS DEVICE, CIRCUIT AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12689346
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
DEVICE STRUCTURE, LAYOUT AND FABRICATION METHOD FOR UNIAXIALLY STRAINED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12689501
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
HIGHLY SCALABLE TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12689743
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING HIGH PERFORMANCE MOS CAPACITOR ALONG WITH FULLY DEPLETED SEMICONDUCTOR ON INSULATOR DEVICES ON THE SAME CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12690178
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
FIELD-EFFECT TRANSISTOR DEVICE HAVING A METAL GATE STACK WITH AN OXYGEN BARRIER LAYER
|
|