skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:041706/0001   Pages: 1061
Recorded: 02/01/2017
Attorney Dkt #:500733US
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
06/17/2003
Application #:
09157209
Filing Dt:
09/18/1998
Title:
SYSTEM AND METHOD FOR COMMUNICATION PARAMETER DETERMINATION
2
Patent #:
Issue Dt:
12/04/2001
Application #:
09169552
Filing Dt:
10/09/1998
Title:
FREQUENCY DIVERSE SINGLE CARRIER MODULATION FOR ROBUST COMMUNICATION OVER IN-PREMISES WIRING
3
Patent #:
Issue Dt:
07/30/2002
Application #:
09176620
Filing Dt:
10/21/1998
Title:
APPARATUS AND METHOD FOR UNILATERAL TOPOLOGY DISCOVERY IN NETWORK MANAGEMENT
4
Patent #:
Issue Dt:
10/03/2000
Application #:
09185057
Filing Dt:
11/02/1998
Title:
LOW-POWER CONTENT ADDRESSABLE MEMORY CELL
5
Patent #:
Issue Dt:
06/27/2000
Application #:
09186562
Filing Dt:
11/05/1998
Title:
TERNARY CONTENT ADDRESSABLE MEMORY (CAM) HAVING FAST INSERTION AND DELETION OF DATA VALUES
6
Patent #:
Issue Dt:
07/24/2001
Application #:
09187285
Filing Dt:
11/05/1998
Title:
ENHANCED BINARY CONTENT ADDRESSABLE MEMORY FOR LONGEST PREFIX ADDRESS MATCHING
7
Patent #:
Issue Dt:
08/08/2000
Application #:
09189096
Filing Dt:
11/09/1998
Title:
ANALOG TO DIGITAL CONVERTER
8
Patent #:
Issue Dt:
09/02/2003
Application #:
09195846
Filing Dt:
11/19/1998
Title:
FIBRE CHANNEL ARBITRATED LOOP BUFFERLESS SWITCH CIRCUITRY TO INCREASE BANDWIDTH WITHOUT SIGNIFICANT INCREASE IN COST
9
Patent #:
Issue Dt:
05/22/2001
Application #:
09225918
Filing Dt:
01/05/1999
Title:
METHOD FOR LONGEST PREFIX MATCHING IN A CONTENT ADDRESSABLE MEMORY
10
Patent #:
Issue Dt:
09/26/2000
Application #:
09225919
Filing Dt:
01/05/1999
Title:
MATCH LINE CONTROL CIRCUIT FOR CONTENT ADDRESSABLE MEMORY
11
Patent #:
Issue Dt:
07/09/2002
Application #:
09231888
Filing Dt:
01/14/1999
Title:
ADAPTIVE EQUALIZER WITH ENHANCED ERROR QUANTIZATION
12
Patent #:
Issue Dt:
10/22/2002
Application #:
09232413
Filing Dt:
01/15/1999
Title:
PIPELINING A CONTENT ADDRESSABLE MEMORY CELL ARRAY FOR LOW-POWER OPERATION
13
Patent #:
Issue Dt:
11/12/2002
Application #:
09235148
Filing Dt:
01/21/1999
Title:
FLOATING-POINT AND INTEGER MULTIPLY-ADD AND MULTIPLY-ACCUMULATE
14
Patent #:
Issue Dt:
06/03/2003
Application #:
09238711
Filing Dt:
01/28/1999
Title:
ARCHITECTURE OF DATA COMMUNICATIONS SWITCHING SYSTEM AND ASSOCIATED METHOD
15
Patent #:
Issue Dt:
05/25/2004
Application #:
09239210
Filing Dt:
01/28/1999
Title:
CIRCUIT ARCHITECTURE AND METHOD FOR DISPLAYING PORT STATUS IN DATA COMMUNICATIONS SWITCHING SYSTEM
16
Patent #:
Issue Dt:
03/02/2004
Application #:
09241658
Filing Dt:
02/02/1999
Title:
BIT SLICE ARBITER
17
Patent #:
Issue Dt:
09/10/2002
Application #:
09244082
Filing Dt:
02/03/1999
Title:
OPTIMIZING OPERATION OF A DISK STORAGE SYSTEM BY INCREASING THE GAIN OF A NON-LINEAR TRANSDUCER AND CORRECTING THE NON-LINEAR DISTORTIONS USING A NON-LINEAR CORRECTION CIRCUIT
18
Patent #:
Issue Dt:
09/11/2001
Application #:
09244273
Filing Dt:
02/03/1999
Title:
CMOS AMPLIFIER PROVIDING AUTOMATIC OFFSET CANCELLATION
19
Patent #:
Issue Dt:
03/26/2002
Application #:
09249837
Filing Dt:
02/12/1999
Title:
LOAD BALANCING IN LINK AGGREGATION AND TRUNKING
20
Patent #:
Issue Dt:
09/09/2003
Application #:
09249990
Filing Dt:
02/13/1999
Title:
EFFICIENT REDUCED STATE MAXIMUM LIKELIHOOD SEQUENCE ESTIMATOR
21
Patent #:
Issue Dt:
09/03/2002
Application #:
09252551
Filing Dt:
02/18/1999
Title:
ETHERNET SYSTEM
22
Patent #:
Issue Dt:
01/07/2003
Application #:
09256922
Filing Dt:
02/24/1999
Title:
DIGITAL CONNECTION DETECTION TECHNIQUE
23
Patent #:
Issue Dt:
04/10/2001
Application #:
09261417
Filing Dt:
03/03/1999
Title:
SIMPLIFIED BRANCH METRIC FOR REDUCING THE COST OF A TRELLIS SEQUENCE DETECTOR IN A SAMPLED AMPLITUDE READ CHANNEL
24
Patent #:
Issue Dt:
01/08/2002
Application #:
09261843
Filing Dt:
03/03/1999
Title:
ADAPTIVE EQUALIZER WITH DECISION DIRECTED CONSTANT MODULUS ALGORITHM
25
Patent #:
Issue Dt:
07/16/2002
Application #:
09272710
Filing Dt:
03/19/1999
Title:
PRIORITY SELECTION CIRCUIT
26
Patent #:
Issue Dt:
06/26/2001
Application #:
09273422
Filing Dt:
03/19/1999
Title:
PROGRAMMABLE MULTIPLE WORD WIDTH CAM ARCHITECTURE
27
Patent #:
Issue Dt:
07/08/2003
Application #:
09273722
Filing Dt:
03/22/1999
Title:
SWITCHING BETWEEN DECODED IMAGE CHANNELS
28
Patent #:
Issue Dt:
10/24/2000
Application #:
09276885
Filing Dt:
03/26/1999
Title:
METHOD AND APPARATUS FOR SIMULTANEOUSLY PERFORMING A PLURALITY OF COMPARE OPERATIONS IN CONTENT ADDRESSABLE MEMORY DEVICE
29
Patent #:
Issue Dt:
06/26/2001
Application #:
09277659
Filing Dt:
03/26/1999
Title:
APPARATUS AND METHOD FOR OPERATING A DUAL PORT MEMORY CELL
30
Patent #:
Issue Dt:
07/11/2000
Application #:
09281620
Filing Dt:
03/30/1999
Title:
PROCESSOR WITH MULTIPLE EXECUTION UNITS AND LOCAL AND GLOBAL REGISTER BYPASSES
31
Patent #:
Issue Dt:
04/29/2003
Application #:
09291581
Filing Dt:
04/12/1999
Title:
METHOD FOR DETERMINING WHEN A COMMUNICATION DEVICE SHOULD RATE SHIFT OR ROAM IN A WIRELESS ENVIRONMENT
32
Patent #:
Issue Dt:
09/04/2001
Application #:
09296999
Filing Dt:
04/22/1999
Title:
METHOD AND SYSTEM FOR PROVIDING IMPLICIT EDGE ANTIALIASING
33
Patent #:
Issue Dt:
10/29/2002
Application #:
09302447
Filing Dt:
04/30/1999
Title:
COMMUNICATION DEVICE WITH A SELF-CALIBRATING SLEEP TIMER
34
Patent #:
Issue Dt:
05/04/2004
Application #:
09306877
Filing Dt:
05/07/1999
Publication #:
Pub Dt:
06/13/2002
Title:
METHOD AND SYSTEM FOR PROVIDING PROGRAMMABLE TEXTURE PROCESSING
35
Patent #:
Issue Dt:
10/30/2001
Application #:
09309340
Filing Dt:
05/11/1999
Title:
DSL RATE ADAPTATION
36
Patent #:
Issue Dt:
01/01/2002
Application #:
09316541
Filing Dt:
05/21/1999
Title:
LIMITED AUTOMATIC REPEAT REQUEST PROTOCOL FOR FRAME-BASED COMMUNICATION CHANNELS
37
Patent #:
Issue Dt:
09/24/2002
Application #:
09322291
Filing Dt:
05/28/1999
Title:
METHOD AND APPARATUS FOR LOCALLY CONTROLLING CONTEXTS OF MULTIPLE CONTEXT PROCESSING ELEMENTS IN A NETWORK OF MULTIPLE CONTEXT PROCESSING ELEMENTS
38
Patent #:
Issue Dt:
09/24/2002
Application #:
09329715
Filing Dt:
06/10/1999
Title:
GRAPHICS PROCESSOR, SYSTEM AND METHOD FOR GENERATING SCREEN PIXELS IN RASTER ORDER UTILIZING A SINGLE INTERPOLATOR
39
Patent #:
Issue Dt:
10/01/2002
Application #:
09337167
Filing Dt:
06/21/1999
Title:
MIXED DOCSIS 1.0 TDMA BURSTS WITH SCDMA TRANSMISSIONS ON THE SAME FREQUENCY CHANNEL
40
Patent #:
Issue Dt:
10/01/2002
Application #:
09338452
Filing Dt:
06/22/1999
Title:
METHOD AND APPARATUS FOR DETERMINING A LONGEST PREFIX MATCH IN A CONTENT ADDRESSABLE MEMORY DEVICE
41
Patent #:
Issue Dt:
09/14/2004
Application #:
09342315
Filing Dt:
06/29/1999
Title:
METHOD FOR DETERMINING WHEN A COMMUNICATION DEVICE SHOULD RATE SHIFT OR ROAM IN A WIRELESS ENVIRONMENT
42
Patent #:
Issue Dt:
11/28/2000
Application #:
09343408
Filing Dt:
06/30/1999
Title:
NETWORK SWITCHING ARCHITECTURE UTILIZING CELL BASED AND PACKET BASED PER CLASS-OF-SERVICE HEAD-OF-LINE BLOCKING PREVENTION
43
Patent #:
Issue Dt:
01/01/2002
Application #:
09343409
Filing Dt:
06/30/1999
Publication #:
Pub Dt:
11/22/2001
Title:
HIGH PERFORMANCE SELF BALANCING LOW COST NETWORK SWITCHING ARCHITECTURE BASED ON DISTRIBUTED HIERARCHICAL SHARED MEMORY
44
Patent #:
Issue Dt:
05/06/2003
Application #:
09343410
Filing Dt:
06/30/1999
Title:
NETWORK SWITCHING ARCHITECTURE WITH MULTIPLE TABLE SYNCHRONIZATION, AND FORWARDING OF BOTH IP AND IPX PACKETS
45
Patent #:
Issue Dt:
01/01/2002
Application #:
09343411
Filing Dt:
06/30/1999
Publication #:
Pub Dt:
08/09/2001
Title:
NETWORK SWITCHING ARCHITECTURE WITH FAST FILTERING PROCESSOR
46
Patent #:
Issue Dt:
08/15/2000
Application #:
09343718
Filing Dt:
06/30/1999
Title:
METHOD FOR SENDING PACKETS BETWEEN TRUNK PORTS OF NETWORK SWITCHES
47
Patent #:
Issue Dt:
08/08/2000
Application #:
09345224
Filing Dt:
06/30/1999
Title:
SIX TRANSISTOR CONTENT ADDRESSABLE MEMORY CELL
48
Patent #:
Issue Dt:
09/14/2004
Application #:
09346361
Filing Dt:
07/01/1999
Title:
METHOD AND APPARATUS FOR EFFICIENT MIXED SIGNAL PROCESSING IN A DIGITAL AMPLIFIER
49
Patent #:
Issue Dt:
05/10/2005
Application #:
09347374
Filing Dt:
07/06/1999
Title:
UTILIZATION OF THE INTERNET PROTOCOL TO FACILITATE COMMUNICATION INVOLVING MOBILE DEVICES
50
Patent #:
Issue Dt:
11/25/2003
Application #:
09347385
Filing Dt:
07/06/1999
Publication #:
Pub Dt:
01/16/2003
Title:
IMPLEMENTATION OF POWER CONTROL IN A WIRELESS OVERLAY NETWORK
51
Patent #:
Issue Dt:
01/07/2003
Application #:
09347489
Filing Dt:
07/02/1999
Title:
CONTENT ADDRESSABLE MEMORY HAVING LONGEST PREFIX MATCHING FUNCTION
52
Patent #:
Issue Dt:
02/10/2004
Application #:
09347894
Filing Dt:
07/06/1999
Publication #:
Pub Dt:
08/07/2003
Title:
DISTRIBUTED MANAGEMENT OF AN EXTENDED NETWORK CONTAINING SHORT-RANGE WIRELESS LINKS
53
Patent #:
Issue Dt:
12/26/2000
Application #:
09351541
Filing Dt:
07/12/1999
Title:
METHOD AND APPARATUS FOR SELECTIVE MATCH LINE PRE-CHARGING IN A CONTENT ADDRESSABLE MEMORY
54
Patent #:
Issue Dt:
05/21/2002
Application #:
09351545
Filing Dt:
07/12/1999
Title:
METHOD OF GENERATING AN ALMOST FULL FLAG AND A FULL FLAG IN A CONTENT ADDRESSABLE MEMORY
55
Patent #:
Issue Dt:
01/16/2001
Application #:
09351962
Filing Dt:
07/12/1999
Title:
METHOD AND APPARATUS FOR DETECTING MULTIPLE MATCHES IN A CONTENT ADDRESSABLE MEMORY
56
Patent #:
Issue Dt:
08/22/2000
Application #:
09359848
Filing Dt:
07/23/1999
Title:
CONTENT ADDRESSABLE MEMORY HAVING BINARY AND TERNARY MODES OF OPERATION
57
Patent #:
Issue Dt:
04/09/2002
Application #:
09361680
Filing Dt:
07/27/1999
Title:
CONTENT ADDRESSABLE MEMORY WITH LONGEST MATCH DETECT
58
Patent #:
Issue Dt:
03/19/2002
Application #:
09363784
Filing Dt:
07/29/1999
Title:
MULTI-RATE SWITCHING DEVICE FOR A MIXED COMMUNICATION RATE ETHERNET REPEATER
59
Patent #:
Issue Dt:
05/06/2003
Application #:
09363813
Filing Dt:
07/30/1999
Title:
DIVERSITY RECEIVER WITH JOINT SIGNAL PROCESSING
60
Patent #:
Issue Dt:
06/01/2004
Application #:
09364838
Filing Dt:
07/30/1999
Title:
THREE LEVEL DIRECT COMMUNICATION CONNECTIONS BETWEEN NEIGHBORING MULTIPLE CONTEXT PROCESSING ELEMENTS
61
Patent #:
Issue Dt:
05/01/2001
Application #:
09370353
Filing Dt:
08/09/1999
Title:
MULTI-PAIR TRANSCEIVER DECODER SYSTEM WITH LOW COMPUTATION SLICER
62
Patent #:
Issue Dt:
06/19/2001
Application #:
09370354
Filing Dt:
08/09/1999
Title:
SYSTEM AND METHOD FOR HIGH-SPEED DECODING AND ISI COMPENSATION IN A MULTI-PAIR TRANSCEIVER SYSTEM
63
Patent #:
Issue Dt:
06/26/2001
Application #:
09370370
Filing Dt:
08/09/1999
Title:
SYSTEM AND METHOD FOR TRELLIS DECODING IN A MULTI-PAIR TRANSCEIVER SYSTEM
64
Patent #:
Issue Dt:
06/26/2001
Application #:
09370491
Filing Dt:
08/09/1999
Title:
HIGH-SPEED DECODER FOR A MULTI-PAIR GIGABIT TRANSCEIVER
65
Patent #:
Issue Dt:
04/16/2002
Application #:
09375834
Filing Dt:
08/16/1999
Publication #:
Pub Dt:
08/23/2001
Title:
ADAPTIVE ELECTRONIC TRANSMISSION SIGNAL CANCELLATION APPARATUS FOR FULL DUPLEX COMMUNICATION
66
Patent #:
Issue Dt:
05/29/2001
Application #:
09376397
Filing Dt:
08/18/1999
Title:
CONTENT ADDRESSABLE MEMORY WITH REDUCED TRANSIENT CURRENT
67
Patent #:
Issue Dt:
09/25/2001
Application #:
09383068
Filing Dt:
08/25/1999
Title:
CMOS DAC WITH HIGH IMPEDANCE DIFFERENTIAL CURRENT DRIVERS
68
Patent #:
Issue Dt:
02/17/2004
Application #:
09384496
Filing Dt:
08/27/1999
Title:
DIGITAL SUBCHANNEL TRANSCEIVER FOR TRANSMITTING DATA
69
Patent #:
Issue Dt:
11/13/2001
Application #:
09384711
Filing Dt:
08/26/1999
Title:
TEST BUS CIRCUIT AND ASSOCIATED METHOD
70
Patent #:
Issue Dt:
09/11/2001
Application #:
09390856
Filing Dt:
09/03/1999
Title:
DYNAMIC REGULATION OF POWER CONSUMPTION OF A HIGH-SPEED COMMUNICATION SYSTEM
71
Patent #:
Issue Dt:
06/05/2001
Application #:
09391989
Filing Dt:
09/09/1999
Title:
SELECTIVE MATCH LINE PRE-CHARGING IN A PARTITIONED CONTENT ADDRESSABLE MEMORY ARRAY
72
Patent #:
Issue Dt:
02/20/2001
Application #:
09392972
Filing Dt:
09/09/1999
Title:
SELECTIVE MATCH LINE DISCHARGING IN A PARTITIONED CONTENT ADDRESSABLE MEMORY ARRAY
73
Patent #:
Issue Dt:
02/27/2001
Application #:
09394232
Filing Dt:
09/13/1999
Title:
MULTIPLE SIGNAL DETECTION CIRCUIT
74
Patent #:
Issue Dt:
06/19/2007
Application #:
09395294
Filing Dt:
09/13/1999
Title:
INSTRUCTION SET FOR A COMPUTER
75
Patent #:
Issue Dt:
12/09/2003
Application #:
09395295
Filing Dt:
09/13/1999
Title:
MEMORY ACCESS SYSTEM
76
Patent #:
Issue Dt:
03/04/2003
Application #:
09395296
Filing Dt:
09/13/1999
Title:
METHOD AND APPARATUS FOR EXECUTING CONDITIONAL INSTRUCTIONS WHEREIN EACH INSTRUCTION CONTAINS AN ADDRESS FIELD IDENTIFYING A TEST REGISTER WHERE A TEST CONDITION IS DERIVED
77
Patent #:
Issue Dt:
03/13/2007
Application #:
09395297
Filing Dt:
09/13/1999
Title:
SYSTEM AND METHOD FOR SELECTIVELY CONTROLLING OPERATIONS IN LANES
78
Patent #:
Issue Dt:
03/04/2003
Application #:
09395298
Filing Dt:
09/13/1999
Title:
SETTING CONDITION VALUES IN A COMPUTER
79
Patent #:
Issue Dt:
06/05/2001
Application #:
09395644
Filing Dt:
09/14/1999
Title:
FIBRE CHANNEL LEARNING BRIDGE, LEARNING HALF BRIDGE, AND PROTOCOL
80
Patent #:
Issue Dt:
01/02/2001
Application #:
09396983
Filing Dt:
09/15/1999
Title:
ANALOG TO DIGITAL CONVERTER
81
Patent #:
Issue Dt:
01/25/2005
Application #:
09397911
Filing Dt:
09/17/1999
Publication #:
Pub Dt:
08/21/2003
Title:
APPARATUS AND METHOD FOR UNILATERAL TOPOLOGY DISCOVERY IN NETWORK MANAGEMENT
82
Patent #:
Issue Dt:
02/06/2001
Application #:
09399202
Filing Dt:
09/17/1999
Title:
ADAPTIVELY CONFIGURABLE CLASS-A/CLASS-B TRANSMIT DAC FOR TRANSCEIVER EMISSION AND POWER CONSUMPTION CONTROL
83
Patent #:
Issue Dt:
11/28/2006
Application #:
09406170
Filing Dt:
09/23/1999
Title:
METHOD AND APPARATUS FOR PERFORMING PACKET CLASSIFICATION FOR POLICY-BASED PACKET ROUTING
84
Patent #:
Issue Dt:
04/08/2003
Application #:
09415567
Filing Dt:
10/08/1999
Title:
METHODS AND CIRCUITS FOR OPTIMAL EQUALIZATION
85
Patent #:
Issue Dt:
07/18/2006
Application #:
09415679
Filing Dt:
10/08/1999
Title:
METHOD AND CIRCUITS FOR POWER MANAGEMENT IN A TRANSCEIVER
86
Patent #:
Issue Dt:
06/05/2001
Application #:
09415680
Filing Dt:
10/08/1999
Title:
METHODS AND CIRCUITS FOR RESTORATION OF A DROOPED DC SIGNAL
87
Patent #:
Issue Dt:
08/14/2001
Application #:
09420516
Filing Dt:
10/18/1999
Title:
ROW REDUNDANCY FOR CONTENT ADDRESSABLE MEMORY
88
Patent #:
Issue Dt:
03/04/2003
Application #:
09422045
Filing Dt:
10/20/1999
Title:
METHOD AND APPARATUS FOR VECTOR REGISTER WITH SCALAR VALUES
89
Patent #:
Issue Dt:
12/18/2001
Application #:
09425535
Filing Dt:
10/22/1999
Title:
DISK DRIVE CONTROL WITHOUT IDENTIFICATION FIELDS
90
Patent #:
Issue Dt:
10/12/2004
Application #:
09427792
Filing Dt:
10/27/1999
Title:
SYSTEM AND METHOD FOR MULTIPLEXING DATA FROM MULTIPLE SOURCES
91
Patent #:
Issue Dt:
10/12/2004
Application #:
09427971
Filing Dt:
10/27/1999
Title:
CONTENT ADDRESSABLE MEMORY HAVING SECTIONS WITH INDEPENDENTLY CONFIGURABLE ENTRY WIDTHS
92
Patent #:
Issue Dt:
06/25/2002
Application #:
09429887
Filing Dt:
10/29/1999
Title:
FULLY INTEGRATED ETHERNET TRANSMITTER ARCHITECTURE WITH INTERPOLATING FILTERING
93
Patent #:
Issue Dt:
12/18/2001
Application #:
09429892
Filing Dt:
10/29/1999
Title:
ANALOG DISCRETE-TIME FILTERING FOR UNSHIELDED TWISTED PAIR DATA COMMUNICATION
94
Patent #:
Issue Dt:
07/10/2001
Application #:
09429893
Filing Dt:
10/29/1999
Title:
INTEGRATED GIGABIT ETHERNET TRANSMITTER ARCHITECTURE
95
Patent #:
Issue Dt:
10/12/2004
Application #:
09429988
Filing Dt:
10/29/1999
Title:
REDUCTION OF AGGREGATE EMI EMISSIONS OF MULTIPLE TRANSMITTERS
96
Patent #:
Issue Dt:
04/08/2003
Application #:
09430456
Filing Dt:
10/29/1999
Title:
GENERALIZED CONVOLUTIONAL INTERLEAVER/DEINTERLEAVER
97
Patent #:
Issue Dt:
04/22/2003
Application #:
09430466
Filing Dt:
10/29/1999
Title:
CONSTELLATION-MULTIPLEXED TRANSMITTER AND RECEIVER
98
Patent #:
Issue Dt:
02/06/2001
Application #:
09432886
Filing Dt:
11/02/1999
Title:
DETERMINATION OF TRANSMITTER DISTORTION
99
Patent #:
Issue Dt:
01/11/2005
Application #:
09433730
Filing Dt:
11/03/1999
Title:
DUAL MODE QAM/VSB RECEIVER
100
Patent #:
Issue Dt:
05/01/2001
Application #:
09433731
Filing Dt:
11/03/1999
Title:
TECHNIQUE FOR MINIMIZING DECISION FEEDBACK EQUALIZER WORDLENGTH IN THE PRESENCE OF A DC COMPONENT
Assignor
1
Exec Dt:
01/20/2017
Assignee
1
1 YISHUN AVENUE 7
., SINGAPORE 768923
Correspondence name and address
OBLON, ET AL.
1940 DUKE STREET
ALEXANDRIA, VA 22314

Search Results as of: 10/31/2024 07:46 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT