|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10336502
|
Filing Dt:
|
01/03/2003
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
DIGITAL LOGIC DEVICES WITH EXTREMELY SKEWED TRIP POINTS AND RESET CIRCUITRY FOR RAPIDLY PROPAGATING SIGNAL EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10336503
|
Filing Dt:
|
01/03/2003
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
DIGITAL LOGIC DEVICES WITH EXTREMELY SKEWED TRIP POINTS AND RESET CIRCUITRY FOR RAPIDLY PROPAGATING SIGNAL EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10336527
|
Filing Dt:
|
01/03/2003
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
DIGITAL LOGIC DEVICES WITH EXTREMELY SKEWED TRIP POINTS AND RESET CIRCUITRY FOR RAPIDLY PROPAGATING SIGNAL EDGES AND SYSTEMS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10337556
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL WITH A FLOATING GATE REGION AUTOALIGNED TO THE ISOLATION AND WITH A HIGH COUPLING COEFFICIENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10337850
|
Filing Dt:
|
01/08/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
LOW CAPACITANCE WIRING LAYOUT AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10338523
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
METHODS TO FORM ELECTRONIC DEVICES AND METHODS TO FORM A MATERIAL OVER A SEMICONDUCTIVE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10338565
|
Filing Dt:
|
01/07/2003
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
APPARATUS AND METHOD FOR GENERATING AN OSCILLATING SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10338845
|
Filing Dt:
|
01/09/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
ACID BLEND FOR REMOVING ETCH RESIDUE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10339041
|
Filing Dt:
|
01/09/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10340207
|
Filing Dt:
|
01/10/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
ARCHITECTURE FOR A FLASH-EEPROM SIMULTANEOUSLY READABLE IN OTHER SECTORS WHILE ERASING AND/OR PROGRAMMING ONE OR MORE SECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10340323
|
Filing Dt:
|
01/09/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
RING POSITIONABLE ABOUT A PERIPHERY OF A CONTACT PAD, SEMICONDUCTOR DEVICE COMPONENTS INCLUDING SAME, AND METHODS FOR POSITIONING THE RING AROUND A CONTACT PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10341610
|
Filing Dt:
|
01/13/2003
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
TREATMENT OF A GROUND SEMICONDUCTOR DIE TO IMPROVE ADHESIVE BONDING TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10341655
|
Filing Dt:
|
01/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
THREE TERMINAL MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10341925
|
Filing Dt:
|
01/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10342955
|
Filing Dt:
|
01/15/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR FORMING SOLDER BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10345384
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR SENSING RESISTANCE VALUES OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10345542
|
Filing Dt:
|
01/16/2003
|
Title:
|
TECHNIQUES FOR IMPROVING WORDLINE FABRICATION OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10345895
|
Filing Dt:
|
01/15/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
UTILIZATION OF DIE ACTIVE SURFACES FOR LATERALLY EXTENDING DIE INTERNAL AND EXTERNAL CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10346233
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
CARRIER ASSEMBLIES, POLISHING MACHINES INCLUDING CARRIER ASSEMBLIES, AND METHODS FOR POLISHING MICRO-DEVICE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10346643
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR INHIBITING IMPRINTING OF CAPACITOR STRUCTURES OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10346869
|
Filing Dt:
|
01/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10347027
|
Filing Dt:
|
01/17/2003
|
Title:
|
WAFER-LEVEL TESTING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10347041
|
Filing Dt:
|
01/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR SELECTING REDUNDANT ROWS AND COLUMNS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10347043
|
Filing Dt:
|
01/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHODS OF FORMING CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10348535
|
Filing Dt:
|
01/21/2003
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
LEAD-OVER-CHIP LEAD FRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10348537
|
Filing Dt:
|
01/21/2003
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
MEMORY DEVICE POWER DISTRIBUTION IN MEMORY ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10348635
|
Filing Dt:
|
01/21/2003
|
Title:
|
METHOD AND APPARATUS FOR FORMING THIN MICROELECTRONIC DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10349796
|
Filing Dt:
|
01/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
TERNARY CONTENT ADDRESSABLE MEMORY WITH ENHANCED PRIORITY MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10350745
|
Filing Dt:
|
01/24/2003
|
Publication #:
|
|
Pub Dt:
|
09/04/2003
| | | | |
Title:
|
METHOD OF ADJUSTING PROGRAM VOLTAGE IN NON-VOLATILE MEMORIES, AND PROCESS FOR FABRICATING A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10350990
|
Filing Dt:
|
01/24/2003
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
TEMPERATURE COMPENSATED REFERENCE VOLTAGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10351888
|
Filing Dt:
|
01/27/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
SEMICONDUCTOR COMPONENTS HAVING STACKED DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10352278
|
Filing Dt:
|
01/27/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
MAGNETO-RESISTIVE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10352397
|
Filing Dt:
|
01/28/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
TRI-STATING OUTPUT BUFFER DURING INITIALIZATION OF SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10352581
|
Filing Dt:
|
01/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
FLASH MEMORY INCLUDING MEANS OF CHECKING MEMORY CELL THRESHOLD VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10352603
|
Filing Dt:
|
01/28/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH A VARIABLE ERASE PULSE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10353434
|
Filing Dt:
|
01/28/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
MEMORY DEVICE WITH MULTI-LEVEL STORAGE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10354251
|
Filing Dt:
|
01/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
MEMORY CELL STRUCTURES FOR LATCH MEMORY APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10354361
|
Filing Dt:
|
01/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE USING A CARBON DOPED OXIDE LAYER TO CONTROL THE CHEMICAL MECHANICAL POLISHING OF A DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10354531
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10355538
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10355667
|
Filing Dt:
|
01/31/2003
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
COMPOUND STRUCTURE FOR REDUCED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10355678
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10355713
|
Filing Dt:
|
01/31/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
DOPED ALUMINUM OXIDE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10357349
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
WIDE DYNAMIC RANGE FUSION USING MEMORY LOOK-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10357587
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER ELEMENTS, MICROELECTRONIC DEVICES HAVING UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER ELEMENTS, AND METHODS OF UNDERFILLING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10357631
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
AUTOMATED METHOD OF ATTACHING FLIP CHIP DEVICES TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10357647
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVING SIGNAL PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10357779
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
ROM REDUNDANCY IN ROM EMBEDDED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10357812
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHOD OF ELIMINATING RESIDUAL CARBON FROM FLOWABLE OXIDE FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10357862
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
DETECTION CIRCUIT FOR MIXED ASYNCHRONOUS AND SYNCHRONOUS MEMORY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10358275
|
Filing Dt:
|
02/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10358628
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10358728
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONNECTIONS, AND METHODS OF FORMING NANOFEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10358810
|
Filing Dt:
|
02/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS OF FORMING A BALL GRID ARRAY INCLUDING A NON-CONDUCTIVE POLYMER CORE AND A SILVER OR SILVER ALLOY OUTER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10359778
|
Filing Dt:
|
02/07/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
MEMORY UNIT, A METHOD OF ASSEMBLING A MEMORY UNIT, A METHOD OF RECONFIGURING A SYSTEM, AND A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10360840
|
Filing Dt:
|
02/07/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
DEVICE INTEGRATING A NONVOLATILE MEMORY ARRAY AND A VOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10364046
|
Filing Dt:
|
02/10/2003
|
Title:
|
NON-VOLATILE RANDOM ACCESS MEMORY CELLS ASSOCIATED WITH THIN FILM CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10364211
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
MEMORY DEVICES, AND ELECTRONIC SYSTEMS COMPRISING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10364213
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
TFT-BASED RANDOM ACCESS MEMORY CELLS COMPRISING THYRISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10364710
|
Filing Dt:
|
02/10/2003
|
Title:
|
NON-VOLATILE DEVICES, AND ELECTRONIC SYSTEMS COMPRISING NON-VOLATILE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10364745
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
ON-BOARD TESTING CIRCUIT AND METHOD FOR IMPROVING TESTING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10365091
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10365233
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING MEMORY IDLE CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10365414
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10365546
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
SYSTEM FOR DISTRIBUTING CLOCK SIGNAL WITH A RISE RATE SUCH THAT SIGNALS APPEARING AT FIRST AND SECOND OUTPUT TERMINALS HAVE SUBSTANTIALLY NO SIGNAL SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10365586
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
BAND-GAP VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10365675
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
ULTRA-LOW CURRENT BAND-GAP REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10365925
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
PROTECTIVE LAYER FOR CORROSION PREVENTION DURING LITHOGRAPHY AND ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10365997
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR ANALYZING ELECTRICAL FAILURE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10366070
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHOD OF SUPPRESSING VOID FORMATION IN A METAL LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10366213
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
PIPELINED BURST MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10366292
|
Filing Dt:
|
02/13/2003
|
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10366922
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
APPARATUS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10366943
|
Filing Dt:
|
02/14/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
METHOD FOR BUMPED DIE AND WIRE BONDED BOARD-ON-CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10367014
|
Filing Dt:
|
02/14/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH TEST ROWS FOR DISTURB DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10367490
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
APPARATUS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10367520
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10367933
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
MEMORY DEVICE HAVING PROGRAMMABLE COLUMN SEGMENTATION TO INCREASE FLEXIBILITY IN BIT REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10368068
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SRAM ARRAY WITH TEMPERATURE-COMPENSATED THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10368711
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH LAYOUT MATCHED HIGH SPEED LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10368804
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
DIFFUSION BARRIER FOR IMPROVING THE THERMAL STABILITY OF MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10369013
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH LAYOUT MATCHED HIGH SPEED LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10369273
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
MANUFACTURE AND CLEANING OF A SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10369277
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH CONTEMPORANEOUSLY FORMED ARRAY ELECTRODES AND LOGIC INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10369786
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
METHOD AND COMPOSITE FOR DECREASING CHARGE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10369834
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
SENSE AMPLIFIER FOR REDUCTION OF ACCESS DEVICE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10369849
|
Filing Dt:
|
02/19/2003
|
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10369994
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
SYNCHRONOUS MIRROR DELAY WITH REDUCED DELAY LINE TAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10370636
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
SYNCHRONOUS MIRROR DELAY WITH REDUCED DELAY LINE TAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10370755
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
CHIP SCALE PACKAGE STRUCTURES AND METHOD OF FORMING CONDUCTIVE BUMPS THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10371374
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
INPUT BUFFER AND METHOD FOR VOLTAGE LEVEL DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10371695
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS COMPRISING MONOCRYSTALLINE SILICON TOGETHER WITH SEMICONDUCTIVE MATERIALS COMPRISING ELEMENTS OTHER THAN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10371861
|
Filing Dt:
|
02/21/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
REMOVABLE MEMORY MEDIA WITH INTEGRAL INDICATOR LIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10371930
|
Filing Dt:
|
02/21/2003
|
Title:
|
AN IMAGE RESCUE SYSTEM INCLUDING DIRECT COMMUNICATION BETWEEN AN APPLICATION PROGRAM AND A DEVICE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10372196
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
PROGRAMMABLE ELEMENT LATCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10372626
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
WORD LINE SELECTOR FOR A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10373379
|
Filing Dt:
|
02/24/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
FLASH MEMORY DEVICE AND METHOD OF ERASING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10374181
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
TRANSISTOR AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10374182
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
HEAT SINK WITH ALIGNMENT AND RETAINING FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10374289
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
HIGH COUPLING FLOATING GATE TRANSISTOR
|
|