|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09595680
|
Filing Dt:
|
06/16/2000
|
Title:
|
High-voltage bidirectional switch made using high-voltage MOS transistors
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09595922
|
Filing Dt:
|
06/16/2000
|
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09596018
|
Filing Dt:
|
06/14/2000
|
Title:
|
Nonvolatile floating gate memory with improved interpoly dielectric
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09596231
|
Filing Dt:
|
06/13/2000
|
Title:
|
METHODS OF RESTRICTING SILICON MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09596266
|
Filing Dt:
|
06/16/2000
|
Title:
|
MEMORY CELL HAVING A VERTICAL TRANSISTOR WITH BURIED SOURCE/DRAIN AND DUAL GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09596272
|
Filing Dt:
|
06/16/2000
|
Title:
|
FORCE APPLYING PROBE CARD AND TEST SYSTEM FOR SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09597189
|
Filing Dt:
|
06/20/2000
|
Title:
|
Etching process using a buffer layer
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09597393
|
Filing Dt:
|
06/19/2000
|
Title:
|
Selective power distribution circuit for an integrated circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09597659
|
Filing Dt:
|
06/19/2000
|
Title:
|
RF powered plasma enhanced chemical vapor deposition reactor and methods
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09598589
|
Filing Dt:
|
06/20/2000
|
Title:
|
Plasma producing tools, dual-source plasma etchers, dual-source plasma etching methods, and method of forming planar coil dual-source plasma etchers
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09598934
|
Filing Dt:
|
06/22/2000
|
Title:
|
PAD AND CODEC DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09599356
|
Filing Dt:
|
06/21/2000
|
Title:
|
Flash compatible EEPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09599557
|
Filing Dt:
|
06/23/2000
|
Title:
|
Adjustable driver pre-equalization for memory subsystems
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09600708
|
Filing Dt:
|
09/06/2000
|
Title:
|
FLASH MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
09601695
|
Filing Dt:
|
08/07/2000
|
Title:
|
SCHEDULING MEANS FOR DATA SWITCHING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09602203
|
Filing Dt:
|
06/22/2000
|
Title:
|
SYSTEM AND METHOD FOR ALIGNING OUTPUT SIGNALS IN MASSIVELY PARALLEL TESTERS AND OTHER ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09602381
|
Filing Dt:
|
06/22/2000
|
Title:
|
METHODS OF FORMING SILICON NITRIDE, METHODS OF FORMING TRANSISTOR DEVICES, AND TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09602395
|
Filing Dt:
|
06/22/2000
|
Title:
|
METHODS OF FORMING OXIDE REGIONS OVER SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09602403
|
Filing Dt:
|
06/22/2000
|
Title:
|
Method for sawing wafers employing multiple indexing techniques for multiple die dimensions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09602669
|
Filing Dt:
|
06/26/2000
|
Title:
|
Voltage regulator for single feed voltage memory circuits, and flash type memory in particular
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09602680
|
Filing Dt:
|
06/26/2000
|
Title:
|
NONVOLATILE MEMORY DEVICE WITH HIERARCHICAL SECTOR DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
09602901
|
Filing Dt:
|
06/23/2000
|
Title:
|
APPARATUS AND METHOD FOR DYNAMICALLY DISABLING FAULTY EMBEDDED MEMORY IN A GRAPHIC PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
09603132
|
Filing Dt:
|
06/23/2000
|
Title:
|
DEVICE STRUCTURES INCLUDING RUTHENIUM SILICIDE DIFFUSION BARRIER LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09603275
|
Filing Dt:
|
06/26/2000
|
Title:
|
Circuit for reading a semiconductor memory
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09603848
|
Filing Dt:
|
06/26/2000
|
Title:
|
Semiconductor processing method and trench isolation method
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
09605293
|
Filing Dt:
|
06/28/2000
|
Title:
|
SEMICONDUCTOR DEVICES INCLUDING A LAYER OF POLYCRYSTALLINE SILICON HAVING A SMOOTH MORPHOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09605580
|
Filing Dt:
|
06/28/2000
|
Title:
|
METHOD AND APPARATUS FOR MARKING MICROELECTRONIC DIES AND MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09605582
|
Filing Dt:
|
06/28/2000
|
Title:
|
Method and apparatus for reduced flash encapsulation of microelectronic devices
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09606428
|
Filing Dt:
|
06/28/2000
|
Title:
|
RECESSED ENCAPSULATED MICROELECTRONIC DEVICES AND METHODS FOR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09606432
|
Filing Dt:
|
06/28/2000
|
Title:
|
STACKED-DIE ASSEMBLIES WITH A PLURALITY OF MICROELECTRONIC DEVICES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09606480
|
Filing Dt:
|
06/29/2000
|
Title:
|
Multi-chip module with stacked dice
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09606754
|
Filing Dt:
|
06/29/2000
|
Title:
|
Voltage and temperature compensated ring oscillator frequency stabilizer
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09606969
|
Filing Dt:
|
06/28/2000
|
Title:
|
METHODOLOGY OF REMOVING MISPLACED ENCAPSULANT FOR ATTACHMENT OF HEAT SINKS IN A CHIP ON BOARD PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09607563
|
Filing Dt:
|
06/29/2000
|
Title:
|
Field emission displays with reduced light leakage
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09607846
|
Filing Dt:
|
06/30/2000
|
Title:
|
HARDWARE INITIALIZATION OF A SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09608239
|
Filing Dt:
|
06/30/2000
|
Title:
|
METHOD AND APPARATUS FOR GENERATING FROM A SINGLE SUPPLY LINE VOLTAGES INTERNAL TO A FLASH MEMORY WITH REDUCED SETTLING TIMES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09608445
|
Filing Dt:
|
06/29/2000
|
Title:
|
Voltage regulating circuit for a capacitive load
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09608544
|
Filing Dt:
|
06/30/2000
|
Title:
|
METHOD AND APPARATUS FOR APPENDING MEMORY COMMANDS DURING A DIRECT MEMORY ACCESS OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
09608616
|
Filing Dt:
|
06/30/2000
|
Title:
|
USER TRANSPARENT CONTINUOUS COMPILATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09608847
|
Filing Dt:
|
06/29/2000
|
Title:
|
METHOD AND A DEVICE FOR MEASURING AN ANALOG VOLTAGE IN A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
09609496
|
Filing Dt:
|
06/30/2000
|
Title:
|
METHODS AND APPARATUS FOR FAST ARGUMENT REDUCTION IN A COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09610373
|
Filing Dt:
|
07/05/2000
|
Title:
|
LOW VOLTAGE LEVEL POWER-UP DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09610545
|
Filing Dt:
|
06/30/2000
|
Title:
|
Space management for managing high capacity nonvolatile memory
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09610760
|
Filing Dt:
|
07/06/2000
|
Title:
|
Method and apparatus for minimization of data line coupling in a semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09611586
|
Filing Dt:
|
07/07/2000
|
Title:
|
INTEGRATED CIRCUITRY AND METHOD OF RESTRICTING DIFFUSION FROM ONE MATERIAL TO ANOTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09611676
|
Filing Dt:
|
07/07/2000
|
Title:
|
FLASH MEMORY ARCHITECTURE IMPLEMENTING SIMULTANEOUSLY PROGRAMMABLE MULTIPLE FLASH MEMORY BANKS THAT ARE HOST COMPATIBLE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09611720
|
Filing Dt:
|
07/05/2000
|
Title:
|
RADIO FREQUENCY AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09611769
|
Filing Dt:
|
07/06/2000
|
Title:
|
Voltage pump with diode for pre-charge
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09612155
|
Filing Dt:
|
07/07/2000
|
Title:
|
METHOD AND APPARATUS FOR PCB ARRAY WITH COMPENSATED SIGNAL PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09613195
|
Filing Dt:
|
07/10/2000
|
Title:
|
Synchronous memory with programmable read latency
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09614117
|
Filing Dt:
|
07/11/2000
|
Title:
|
SOI DRAM WITH BURIED CAPACITOR UNDER THE DIGIT LINES UTILIZING A SELF ALIGNING PENETRATING STORAGE NODE CONTACT FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09614119
|
Filing Dt:
|
07/11/2000
|
Title:
|
DRAM SENSE AMPLIFIER HAVING PRE-CHARGED TRANSISTOR BODY NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09614359
|
Filing Dt:
|
07/12/2000
|
Title:
|
METHODS OF MASKING AND ETCHING A SEMICONDUCTOR SUBSTRATE, AND ION IMPLANT LITHOGRAPHY METHODS OF PROCESSING A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09614403
|
Filing Dt:
|
07/12/2000
|
Title:
|
Transverse hybrid loc package
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09614492
|
Filing Dt:
|
07/11/2000
|
Title:
|
METHODS AND STRUCTURES FOR SILVER INTERCONNECTIONS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09615009
|
Filing Dt:
|
07/12/2000
|
Title:
|
DIE TO DIE CONNECTION METHOD AND ASSEMBLIES AND PACKAGES INCLUDING DICE SO CONNECTED
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09616169
|
Filing Dt:
|
07/14/2000
|
Title:
|
METHODS, COMPLEXES AND SYSTEM FOR FORMING METAL-CONTAINING FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09616540
|
Filing Dt:
|
07/14/2000
|
Title:
|
METHOD OF CONTROLLING OUTDIFFUSION IN A DOPED THREE-DIMENSIONAL FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09616959
|
Filing Dt:
|
07/13/2000
|
Title:
|
"SEMICONDUCTOR PROCESSING METHOD OF FORMING FIELD EFFECT TRANSISTORS"
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09617316
|
Filing Dt:
|
07/17/2000
|
Title:
|
PROGRAMMABLE VOLTAGE DIVIDER AND METHOD FOR TESTING THE IMPEDANCE OF A PROGRAMMABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09617967
|
Filing Dt:
|
10/02/2000
|
Title:
|
METHOD OF SUPPRESSING VOID FORMATION IN A METAL LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09618064
|
Filing Dt:
|
07/17/2000
|
Title:
|
APPARATUS AND METHOD FOR SUPPLYING FLUSH FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09618237
|
Filing Dt:
|
07/18/2000
|
Title:
|
Magneto-resistive memory array
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09618256
|
Filing Dt:
|
07/17/2000
|
Title:
|
Magneto-resistive memory having sense amplifier with offset control
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09618492
|
Filing Dt:
|
07/18/2000
|
Title:
|
MEMORY REDUNDANCY WITH PROGRAMMABLE NON-VOLATILE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09618503
|
Filing Dt:
|
07/18/2000
|
Title:
|
inspection technique of photomask
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09618658
|
Filing Dt:
|
07/18/2000
|
Title:
|
Device for blocking bus transactions during reset
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09618816
|
Filing Dt:
|
07/18/2000
|
Title:
|
Device and method for repairing a memory array by storing each bit in multiple memory cells in the array
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09619449
|
Filing Dt:
|
07/19/2000
|
Title:
|
DEPOSITION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09619468
|
Filing Dt:
|
07/19/2000
|
Title:
|
SEMICONDUCTOR WAFER ASSEMBLIES COMPRISING SILICON NITRIDE, METHODS OF FORMING SILICON NITRIDE, AND METHODS OF REDUCING STRESS ON SEMICONDUCTIVE WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09619589
|
Filing Dt:
|
07/19/2000
|
Title:
|
NON-VOLATILE MEMORY WITH FUNCTIONAL CAPABILITY OF BURST MODE READ AND PAGE MODE READ DURING SUSPENSION OF AN OPERATION OF ELECTRICAL ALTERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09619597
|
Filing Dt:
|
07/19/2000
|
Title:
|
Method for extending the available number of configuration registers
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09619777
|
Filing Dt:
|
07/20/2000
|
Title:
|
Method for simultaneous dopant driving and dielectric densification in making a semiconductor structure
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09619942
|
Filing Dt:
|
07/20/2000
|
Title:
|
Apparatus for reducing damage to wafer cutting blades during wafer dicing
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09619943
|
Filing Dt:
|
07/20/2000
|
Title:
|
Method for reducing damage to wafer cutting blades during wafter dicing
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09620140
|
Filing Dt:
|
07/20/2000
|
Title:
|
DRIVER CIRCUIT AND MATRIX TYPE DISPLAY DEVICE USING DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09620442
|
Filing Dt:
|
07/20/2000
|
Title:
|
FORMING A CONDUCTIVE STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
09620544
|
Filing Dt:
|
07/21/2000
|
Title:
|
MOVING SECTORS WITHIN A BLOCK OF INFORMATION IN A FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09620765
|
Filing Dt:
|
07/21/2000
|
Title:
|
Non-volatile memory device with low power consumption and relative writing, reading and erasing methods
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09620790
|
Filing Dt:
|
07/21/2000
|
Title:
|
ISOLATION USING AN ANTIREFLECTIVE COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09620991
|
Filing Dt:
|
07/20/2000
|
Title:
|
METHOD OF MANUFACTURING A TAPED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09621019
|
Filing Dt:
|
07/21/2000
|
Title:
|
Read circuit for a nonvolatile memory
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09621494
|
Filing Dt:
|
07/21/2000
|
Title:
|
OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09621916
|
Filing Dt:
|
07/24/2000
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE HAVING STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09624899
|
Filing Dt:
|
07/25/2000
|
Title:
|
Memory device command buffer apparatus and method and memory devices and computer systems using same
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09624951
|
Filing Dt:
|
07/25/2000
|
Title:
|
SPACER PATTERNED, HIGH DIELECTRIC CONSTANT CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09625144
|
Filing Dt:
|
07/25/2000
|
Title:
|
ETCHANT WITH SELECTIVITY FOR DOPED SILICON DIOXIDE OVER UNDOPED SILICON DIOXIDE AND SILICON NITRIDE, PROCESSES WHICH EMPLOY THE ETCHANT, AND STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09625164
|
Filing Dt:
|
07/25/2000
|
Title:
|
ISOLATION USING AN ANTIREFLECTIVE COATING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09625242
|
Filing Dt:
|
07/25/2000
|
Title:
|
GERMANIUM ALLOY ELECTRICAL INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09625776
|
Filing Dt:
|
07/26/2000
|
Title:
|
Endpoint detection apparatus, planarizing machines with endpointing apparatus, and endpointing methods for mechanical or chemical-mechanical planarization of microelectronic substrate assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09625938
|
Filing Dt:
|
07/26/2000
|
Title:
|
Laser marking techniques
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09626211
|
Filing Dt:
|
07/26/2000
|
Title:
|
Memory device with reduced bit line pre-charge voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09626214
|
Filing Dt:
|
07/26/2000
|
Title:
|
THRESHOLD VOLTAGE COMPENSATION CIRCUITS FOR LOW VOLTAGE AND LOW POWER CMOS INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09626215
|
Filing Dt:
|
07/26/2000
|
Title:
|
Memory device with single-ended sensing and low voltage pre-charge
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09627273
|
Filing Dt:
|
07/28/2000
|
Title:
|
SINGLE SUPPLY VOLTAGE NONVOLATILE MEMORY DEVICE WITH ROW DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09627381
|
Filing Dt:
|
07/28/2000
|
Title:
|
INTERLEVEL DIELECTRIC STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
09627703
|
Filing Dt:
|
07/28/2000
|
Title:
|
NON-VOLATILE MEMORY WITH FUNCTIONAL CAPABILITY OF SIMULTANEOUS MODIFICATION OF THE CONTENT AND BURST MODE READ OR PAGE MODE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09628145
|
Filing Dt:
|
07/28/2000
|
Title:
|
ARRAY ORGANIZATION FOR HIGH-PERFORMANCE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09628183
|
Filing Dt:
|
07/28/2000
|
Title:
|
Protection after brown out in a synchronous memory
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09628197
|
Filing Dt:
|
07/28/2000
|
Title:
|
Address decoding in multiple-bank memory architectures
|
|