|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13430177
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
PATTERN FORMATION EMPLOYING SELF-ASSEMBLED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13430179
|
Filing Dt:
|
03/26/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
PATTERN FORMATION EMPLOYING SELF-ASSEMBLED MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13431368
|
Filing Dt:
|
03/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
RELATIVE ORDERING CIRCUIT SYNTHESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13431456
|
Filing Dt:
|
03/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
PASSIVE DEVICES FOR FINFET INTEGRATED CIRCUIT TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13431539
|
Filing Dt:
|
03/27/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
ELECTRIC VEHICLE CHARGING TRANSACTION INTERFACE FOR MANAGING ELECTRIC VEHICLE CHARGING TRANSACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13431770
|
Filing Dt:
|
03/27/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
METHODS OF MANUFACTURING FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13432421
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
DUAL-DAMASCENE PROCESS TO FABRICATE THICK WIRE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13432440
|
Filing Dt:
|
03/28/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
PROCESS FOR SINGLE AND MULTIPLE LEVEL METAL-INSULATOR-METAL INTEGRATION WITH A SINGLE MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13433401
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
EXTREMELY THIN SEMICONDUCTOR-ON-INSULATOR (ETSOI) INTEGRATED CIRCUIT WITH ON-CHIP RESISTORS AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13433423
|
Filing Dt:
|
03/29/2012
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
Title:
|
PROGRAMMABLE HIGH-K/METAL GATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13434964
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
NON-PLANAR CAPACITOR AND METHOD OF FORMING THE NON-PLANAR CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13435828
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
SINGLE CYCLE DATA COPY FOR TWO-PORT SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13436045
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE HAVING AIR-GAP TRENCH ISOLATION AND RELATED DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13436323
|
Filing Dt:
|
03/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING SUBSTRATE CONTACTS AND INTEGRATED CIRCUITS HAVING SUBSTRATE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13437273
|
Filing Dt:
|
04/02/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
DISCONTINUOUS GUARD RING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13437309
|
Filing Dt:
|
04/02/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
STRESS REDUCTION MEANS FOR WARP CONTROL OF SUBSTRATES THROUGH CLAMPING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13437506
|
Filing Dt:
|
04/02/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
IDENTIFICATION OF LOCALIZABLE FUNCTION CALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13438394
|
Filing Dt:
|
04/03/2012
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
TECHNIQUES FOR USING MATERIAL SUBSTITUTION PROCESSES TO FORM REPLACEMENT METAL GATE ELECTRODES OF SEMICONDUCTOR DEVICES WITH SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13438508
|
Filing Dt:
|
04/03/2012
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTORS AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13439016
|
Filing Dt:
|
04/04/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
PASSIVATING POINT DEFECTS IN HIGH-K GATE DIELECTRIC LAYERS DURING GATE STACK FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13439885
|
Filing Dt:
|
04/05/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
AUTOMATIC PARITY CHECKING IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13441245
|
Filing Dt:
|
04/06/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
ON-CHIP VARIABLE DELAY TRANSMISSION LINE WITH FIXED CHARACTERISTIC IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13442683
|
Filing Dt:
|
04/09/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
PROCESSES FOR PREPARING STRESSED SEMICONDUCTOR WAFERS AND FOR PREPARING DEVICES INCLUDING THE STRESSED SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13443003
|
Filing Dt:
|
04/10/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
GRAPHENE GROWTH ON A CARBON-CONTAINING SEMICONDUCTOR LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13443418
|
Filing Dt:
|
04/10/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
BONDING OF SUBSTRATES INCLUDING METAL-DIELECTRIC PATTERNS WITH METAL RAISED ABOVE DIELECTRIC AND STRUCTURES SO FORMED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13443426
|
Filing Dt:
|
04/10/2012
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
VIA SELECTION IN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13444415
|
Filing Dt:
|
04/11/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
ADVANCED LOW K CAP FILM FORMATION PROCESS FOR NANO ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13444447
|
Filing Dt:
|
04/11/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
REPLACEMENT GATE STRUCTURES AND METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13444647
|
Filing Dt:
|
04/11/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING THERMAL GATE, RELATED METHOD AND DESIGN STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13445101
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
Nano/Microwire Solar Cell Fabricated by Nano/Microsphere Lithography
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13445128
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
SOLVING CONGESTION USING NET GROUPING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13445172
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
WEAR-LEVELING AND BAD BLOCK MANAGEMENT OF LIMITED LIFETIME MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13445475
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
WORKFUNCTION METAL STACKS FOR A FINAL METAL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13445641
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
APPARATUS FOR THERMAL CHARACTERIZATION UNDER NON-UNIFORM HEAT LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13445719
|
Filing Dt:
|
04/12/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
INTEGRATED CIRCUITS HAVING IMPROVED METAL GATE STRUCTURES AND METHODS FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13446115
|
Filing Dt:
|
04/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
SWITCH WITH REDUCED INSERTION LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13446369
|
Filing Dt:
|
04/13/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
MITIGATION OF MASK DEFECTS BY PATTERN SHIFTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13446418
|
Filing Dt:
|
04/13/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
PROVIDING TIMING-CLOSED FINFET DESIGNS FROM PLANAR DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
13446602
|
Filing Dt:
|
04/13/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
DEVICE AND METHOD OF REDUCING JUNCTION LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13447019
|
Filing Dt:
|
04/13/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
FINFET STRUCTURES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2013
|
Application #:
|
13447221
|
Filing Dt:
|
04/15/2012
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
Title:
|
PROOF BASED BOUNDED MODEL CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13448749
|
Filing Dt:
|
04/17/2012
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING FIN STRUCTURES, AND METHODS OF FORMING SEMICONDUCTOR DEVICES HAVING FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
13449378
|
Filing Dt:
|
04/18/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
POLYSILICON EMITTER BJT ACCESS DEVICE FOR PCRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13449419
|
Filing Dt:
|
04/18/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
LATERAL HYPERABRUPT JUNCTION VARACTOR DIODE IN AN SOI SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13449732
|
Filing Dt:
|
04/18/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
NOISE COUPLING REDUCTION AND IMPEDANCE DISCONTINUITY CONTROL IN HIGH-SPEED CERAMIC MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13451087
|
Filing Dt:
|
04/19/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE HAVING VARACTOR WITH PARALLEL DC PATH ADJACENT THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13451382
|
Filing Dt:
|
04/19/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
DATAPATH PLACEMENT USING TIERED ASSIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13451902
|
Filing Dt:
|
04/20/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
SELF-ALIGNED PROCESS TO FABRICATE A MEMORY CELL ARRAY WITH A SURROUNDING-GATE ACCESS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13451947
|
Filing Dt:
|
04/20/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
COPPER INTERCONNECT WITH CVD LINER AND METALLIC CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2013
|
Application #:
|
13453027
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
FLEXIBLE FIBER TO WAFER INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13453043
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
3D INTEGRATED CIRCUIT SYSTEM WITH CONNECTING VIA STRUCTURE AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
13453215
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
Title:
|
CMOS STRUCTURE INCLUDING NON-PLANAR HYBRID ORIENTATION SUBSTRATE WITH PLANAR GATE ELECTRODES & METHOD FOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13453426
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
STRUCTURE AND METHOD FOR BURIED INDUCTORS FOR ULTRA-HIGH RESISTIVITY WAFERS FOR SOI/RF SIGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13453508
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
STRUCTURE AND PROCESS FOR METALLIZATION IN HIGH ASPECT RATIO FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13453740
|
Filing Dt:
|
04/23/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
SILICIDATION AND/OR GERMANIDATION ON SIGE OR GE BY COSPUTTERING NI AND GE AND USING AN INTRALAYER FOR THERMAL STABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13454433
|
Filing Dt:
|
04/24/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
INTEGRATED CIRCUITS HAVING PROTRUDING SOURCE AND DRAIN REGIONS AND METHODS FOR FORMING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13454709
|
Filing Dt:
|
04/24/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES HAVING IMPROVED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13454928
|
Filing Dt:
|
04/24/2012
|
Publication #:
|
|
Pub Dt:
|
10/24/2013
| | | | |
Title:
|
SOFTWARE AND METHOD FOR VIA SPACING IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
13455174
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
Title:
|
SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE AND METHOD OF FORMING THE SOI STRUCTURE USING A BULK SEMICONDUCTOR STARTING WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13455177
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
TRENCH STRUCTURE AND METHOD OF FORMING THE TRENCH STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13455394
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
IMPLEMENTING SUPPLY AND SOURCE WRITE ASSIST FOR SRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13455489
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
CET AND GATE CURRENT LEAKAGE REDUCTION IN HIGH-K METAL GATE ELECTRODE STRUCTURES BY HEAT TREATMENT AFTER DIFFUSION LAYER REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13455579
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
METHODS OF FORMING SELF-ALIGNED CONTACTS FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13455653
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
DIODE-TRIGGERED SILICON CONTROLLED RECTIFIER WITH AN INTEGRATED DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13455725
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
METHOD, STRUCTURE, AND DESIGN STRUCTURE FOR A THROUGH-SILICON-VIA WILKINSON POWER DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13455732
|
Filing Dt:
|
04/25/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
DEVICE STRUCTURES COMPATIBLE WITH FIN-TYPE FIELD-EFFECT TRANSISTOR TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13456456
|
Filing Dt:
|
04/26/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE FORMED BY DUAL FLOATING GATE DEPOSIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13456596
|
Filing Dt:
|
04/26/2012
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
Title:
|
ACCURATE DEPOSITION OF NANO-OBJECTS ON A SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13457692
|
Filing Dt:
|
04/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
THROUGH-SILICON-VIA WITH SACRIFICIAL DIELECTRIC LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13457735
|
Filing Dt:
|
04/27/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
PHOTORESIST COMPOSITION CONTAINING A PROTECTED HYDROXYL GROUP FOR NEGATIVE DEVELOPMENT AND PATTERN FORMING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
13459460
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
Assembly of Electronic and Optical Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13459785
|
Filing Dt:
|
04/30/2012
|
Publication #:
|
|
Pub Dt:
|
10/31/2013
| | | | |
Title:
|
ELONGATED VIA STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13461912
|
Filing Dt:
|
05/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
STRUCTURE FOR MONITORING STRESS INDUCED FAILURES IN INTERLEVEL DIELECTRIC LAYERS OF SOLDER BUMP INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13461935
|
Filing Dt:
|
05/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
DOPED CORE TRIGATE FET STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13461960
|
Filing Dt:
|
05/02/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
PHOTORESIST COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13462185
|
Filing Dt:
|
05/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
METHODS OF FORMING SPACERS ON FINFETS AND OTHER SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
13462619
|
Filing Dt:
|
05/02/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
INTEGRATED CIRCUIT AND METHOD FOR FABRICATING THE SAME HAVING A REPLACEMENT GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13463283
|
Filing Dt:
|
05/03/2012
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
Title:
|
METHOD AND STRUCTURE FOR WORK FUNCTION ENGINEERING IN TRANSISTORS INCLUDING A HIGH DIELECTRIC CONSTANT GATE INSULATOR AND METAL GATE (HKMG)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13463592
|
Filing Dt:
|
05/03/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
FINFET COMPATIBLE PC-BOUNDED ESD DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13465129
|
Filing Dt:
|
05/07/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
LAYOUT DESIGNS WITH VIA ROUTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13465134
|
Filing Dt:
|
05/07/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
CROSS-COUPLING-BASED DESIGN USING DIFFUSION CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13465486
|
Filing Dt:
|
05/07/2012
|
Title:
|
METHODS OF FORMING CMOS SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13465633
|
Filing Dt:
|
05/07/2012
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
Title:
|
METHODS OF FORMING CONTACTS FOR SEMICONDUCTOR DEVICES USING A LOCAL INTERCONNECT PROCESSING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
13467385
|
Filing Dt:
|
05/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
VERTICAL HETEROJUNCTION BIPOLAR TRANSISTORS WITH REDUCED BASE-COLLECTOR JUNCTION CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13468281
|
Filing Dt:
|
05/10/2012
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
Title:
|
MOSFET WITH A NANOWIRE CHANNEL AND FULLY SILICIDED (FUSI) WRAPPED AROUND GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13468307
|
Filing Dt:
|
05/10/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
MOSFET WITH A NANOWIRE CHANNEL AND FULLY SILICIDED (FUSI) WRAPPED AROUND GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13471711
|
Filing Dt:
|
05/15/2012
|
Publication #:
|
|
Pub Dt:
|
09/06/2012
| | | | |
Title:
|
HIGH DENSITY LOW POWER NANOWIRE PHASE CHANGE MATERIAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13471736
|
Filing Dt:
|
05/15/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SUB-CIRCUIT MODELS WITH CORNER INSTANCES FOR VLSI DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13471852
|
Filing Dt:
|
05/15/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
MASK FREE PROTECTION OF WORK FUNCTION MATERIAL PORTIONS IN WIDE REPLACEMENT GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13471955
|
Filing Dt:
|
05/15/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
MOS CAPACITORS WITH A FINFET PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13472044
|
Filing Dt:
|
05/15/2012
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC SELF-ALIGNED BASE USING SELECTIVE EPITAXIAL GROWTH FOR BICMOS INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13472584
|
Filing Dt:
|
05/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
SEMICONDUCTOR ACTIVE MATRIX ON BURIED INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13472605
|
Filing Dt:
|
05/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING FIN RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13472674
|
Filing Dt:
|
05/16/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
ELECTRICALLY CONTROLLED OPTICAL FUSE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13472680
|
Filing Dt:
|
05/16/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
CMOS STRUCTURE HAVING MULTIPLE THRESHOLD VOLTAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13474304
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
ANALYZING ANTICIPATED VALUE AND EFFORT IN USING CLOUD COMPUTING TO PROCESS A SPECIFIED WORKLOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13474349
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
SELF-ALIGNED DUAL DAMASCENE BEOL STRUCTURES WITH PATTERNABLE LOW- K MATERIAL AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13474443
|
Filing Dt:
|
05/17/2012
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
METHODS FOR FABRICATING FINFET INTEGRATED CIRCUITS ON BULK SEMICONDUCTOR SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13474916
|
Filing Dt:
|
05/18/2012
|
Publication #:
|
|
Pub Dt:
|
09/13/2012
| | | | |
Title:
|
METAL CAP FOR BACK END OF LINE (BEOL) INTERCONNECTS, DESIGN STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13474949
|
Filing Dt:
|
05/18/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
BURIED-CHANNEL FIELD-EFFECT TRANSISTORS
|
|