skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024397/0001   Pages: 319
Recorded: 05/13/2010
Attorney Dkt #:35691
Conveyance: SECURITY AGREEMENT
Total properties: 5723
Page 42 of 58
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58
1
Patent #:
Issue Dt:
12/04/2007
Application #:
11331763
Filing Dt:
01/13/2006
Publication #:
Pub Dt:
07/19/2007
Title:
ALD GATE ELECTRODE
2
Patent #:
Issue Dt:
08/25/2009
Application #:
11331786
Filing Dt:
01/13/2006
Publication #:
Pub Dt:
07/19/2007
Title:
METHOD FOR REMOVING METAL FOOT DURING HIGH-K DIELECTRIC/METAL GATE ETCHING
3
Patent #:
Issue Dt:
10/12/2010
Application #:
11331958
Filing Dt:
01/13/2006
Publication #:
Pub Dt:
07/19/2007
Title:
METHOD TO CONTROL THE GATE SIDEWALL PROFILE BY GRADED MATERIAL COMPOSITION
4
Patent #:
Issue Dt:
02/26/2008
Application #:
11333844
Filing Dt:
01/18/2006
Publication #:
Pub Dt:
07/19/2007
Title:
CHARGE-FREE LAYER BY LAYER ETCHING OF DIELECTRICS
5
Patent #:
Issue Dt:
10/05/2010
Application #:
11334606
Filing Dt:
01/18/2006
Publication #:
Pub Dt:
07/19/2007
Title:
PILOT SIGNAL IN AN FDMA COMMUNICATION SYSTEM
6
Patent #:
Issue Dt:
11/04/2008
Application #:
11336368
Filing Dt:
01/20/2006
Publication #:
Pub Dt:
07/26/2007
Title:
METHOD OF PACKAGING A SEMICONDUCTOR DIE AND PACKAGE THEREOF
7
Patent #:
Issue Dt:
12/25/2007
Application #:
11336500
Filing Dt:
01/20/2006
Publication #:
Pub Dt:
06/01/2006
Title:
MULTICODE RECEIVER
8
Patent #:
Issue Dt:
06/09/2009
Application #:
11337036
Filing Dt:
01/19/2006
Publication #:
Pub Dt:
07/19/2007
Title:
DUAL METAL SILICIDE SCHEME USING A DUAL SPACER PROCESS
9
Patent #:
Issue Dt:
08/19/2008
Application #:
11337355
Filing Dt:
01/23/2006
Publication #:
Pub Dt:
07/26/2007
Title:
ELECTRONIC DEVICE INCLUDING A STATIC-RANDOM-ACCESS MEMORY CELL AND A PROCESS OF FORMING THE ELECTRONIC DEVICE
10
Patent #:
Issue Dt:
02/26/2008
Application #:
11337775
Filing Dt:
01/23/2006
Publication #:
Pub Dt:
07/26/2007
Title:
ELECTRONIC DEVICE AND METHOD FOR OPERATING A MEMORY CIRCUIT
11
Patent #:
Issue Dt:
12/13/2011
Application #:
11337783
Filing Dt:
01/23/2006
Publication #:
Pub Dt:
07/26/2007
Title:
MEMORY AND METHOD FOR SENSING DATA IN A MEMORY USING COMPLEMENTARY SENSING SCHEME
12
Patent #:
Issue Dt:
10/19/2010
Application #:
11338252
Filing Dt:
01/24/2006
Publication #:
Pub Dt:
07/26/2007
Title:
SYSTEM AND METHOD FOR CONTROL LOGIC CODE REORDERING BASED ON STOCHASTIC EXECUTION TIME INFORMATION
13
Patent #:
Issue Dt:
12/25/2007
Application #:
11339101
Filing Dt:
01/25/2006
Publication #:
Pub Dt:
07/26/2007
Title:
METHOD FOR PRODUCING TWO GATES CONTROLLING THE SAME CHANNEL
14
Patent #:
Issue Dt:
08/25/2009
Application #:
11339132
Filing Dt:
01/25/2006
Publication #:
Pub Dt:
07/26/2007
Title:
SEMICONDUCTOR INTERCONNECT HAVING ADJACENT RESERVOIR FOR BONDING AND METHOD FOR FORMATION
15
Patent #:
Issue Dt:
01/29/2008
Application #:
11339133
Filing Dt:
01/25/2006
Publication #:
Pub Dt:
07/26/2007
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH DECREASED UNDERCUTTING OF SEMICONDUCTOR MATERIAL
16
Patent #:
Issue Dt:
03/31/2009
Application #:
11339953
Filing Dt:
01/26/2006
Publication #:
Pub Dt:
07/26/2007
Title:
SPACER T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
17
Patent #:
Issue Dt:
11/24/2009
Application #:
11340049
Filing Dt:
01/26/2006
Publication #:
Pub Dt:
07/26/2007
Title:
EPI T-GATE STRUCTURE FOR COSI2 EXTENDIBILITY
18
Patent #:
Issue Dt:
11/30/2010
Application #:
11340441
Filing Dt:
01/26/2006
Publication #:
Pub Dt:
07/26/2007
Title:
WIRELESS HANDSET HAVING SELECTIVE COMMUNICATION CONTROL AND CORRESPONDING METHODS
19
Patent #:
Issue Dt:
09/09/2008
Application #:
11341302
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
METHOD FOR FORMING MULTI-LAYER BUMPS ON A SUBSTRATE
20
Patent #:
Issue Dt:
10/07/2008
Application #:
11341303
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
METHOD OF PACKAGING SEMICONDUCTOR DIE WITHOUT LEAD FRAME OR SUBSTRATE
21
Patent #:
Issue Dt:
06/24/2008
Application #:
11341809
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
METHOD FOR MULTIPLE STEP PROGRAMMING A MEMORY CELL
22
Patent #:
Issue Dt:
01/08/2008
Application #:
11341813
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
MEMORY CELL USING A DIELECTRIC HAVING NON-UNIFORM THICKNESS
23
Patent #:
Issue Dt:
07/21/2009
Application #:
11341973
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
DOUBLE-GATED NON-VOLATILE MEMORY AND METHODS FOR FORMING THEREOF
24
Patent #:
NONE
Issue Dt:
Application #:
11341991
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
Warpage-reducing packaging design
25
Patent #:
Issue Dt:
10/07/2008
Application #:
11342025
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
SEMICONDUCTOR DEVICE COMPRISING A TRANSISTOR HAVING A COUNTER-DOPED CHANNEL REGION AND METHOD FOR FORMING THE SAME
26
Patent #:
Issue Dt:
03/30/2010
Application #:
11342102
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
METHOD OF FORMING A SEMICONDUCTOR ISOLATION TRENCH
27
Patent #:
Issue Dt:
06/09/2009
Application #:
11342155
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
SPLIT GATE MEMORY CELL IN A FINFET
28
Patent #:
Issue Dt:
08/26/2008
Application #:
11342747
Filing Dt:
01/30/2006
Publication #:
Pub Dt:
08/02/2007
Title:
SYSTEM AND METHOD FOR REDUCING THE POWER CONSUMPTION OF CLOCK SYSTEMS
29
Patent #:
Issue Dt:
08/16/2011
Application #:
11343454
Filing Dt:
01/31/2006
Publication #:
Pub Dt:
08/02/2007
Title:
DISTRIBUTED RESOURCE ACCESS PROTECTION
30
Patent #:
Issue Dt:
03/31/2009
Application #:
11343623
Filing Dt:
01/30/2006
Publication #:
Pub Dt:
08/02/2007
Title:
MOS DEVICE WITH MULTI-LAYER GATE STACK
31
Patent #:
Issue Dt:
04/20/2010
Application #:
11343624
Filing Dt:
01/30/2006
Publication #:
Pub Dt:
08/02/2007
Title:
MOS DEVICE WITH NANO-CRYSTAL GATE STRUCTURE
32
Patent #:
NONE
Issue Dt:
Application #:
11343781
Filing Dt:
01/31/2006
Publication #:
Pub Dt:
08/16/2007
Title:
Detecting reflections in a communication channel
33
Patent #:
NONE
Issue Dt:
Application #:
11344272
Filing Dt:
01/31/2006
Publication #:
Pub Dt:
08/02/2007
Title:
Batteryless noise canceling headphones, audio device and methods for use therewith
34
Patent #:
Issue Dt:
12/21/2010
Application #:
11344274
Filing Dt:
01/31/2006
Publication #:
Pub Dt:
06/14/2007
Title:
DIGITAL MICROPHONE INTERFACE, AUDIO CODEC AND METHODS FOR USE THEREWITH
35
Patent #:
Issue Dt:
10/21/2008
Application #:
11344511
Filing Dt:
01/31/2006
Publication #:
Pub Dt:
08/02/2007
Title:
TEMPERATURE COMPENSATION DEVICE AND METHOD THEREOF
36
Patent #:
Issue Dt:
12/14/2010
Application #:
11346649
Filing Dt:
02/03/2006
Publication #:
Pub Dt:
08/09/2007
Title:
COMMUNICATION SYSTEM WITH MIMO CHANNEL ESTIMATION USING PEAK-LIMITED PILOT SIGNALS
37
Patent #:
Issue Dt:
01/04/2011
Application #:
11347103
Filing Dt:
02/03/2006
Publication #:
Pub Dt:
08/09/2007
Title:
SELECTIVE TRANSACTION REQUEST PROCESSING AT AN INTERCONNECT DURING A LOCKOUT
38
Patent #:
Issue Dt:
05/06/2008
Application #:
11347461
Filing Dt:
02/03/2006
Publication #:
Pub Dt:
08/09/2007
Title:
GROUND SHIELDS FOR SEMICONDUCTORS
39
Patent #:
Issue Dt:
05/19/2009
Application #:
11348021
Filing Dt:
02/06/2006
Publication #:
Pub Dt:
08/09/2007
Title:
RECESSED POLY EXTENSION T-GATE
40
Patent #:
Issue Dt:
11/04/2008
Application #:
11349595
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/09/2007
Title:
METHOD OF FORMING A CMOS DEVICE WITH STRESSOR SOURCE/DRAIN REGIONS
41
Patent #:
Issue Dt:
06/03/2008
Application #:
11349608
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/09/2007
Title:
EDGE SEAL FOR IMPROVING INTEGRATED CIRCUIT NOISE ISOLATION
42
Patent #:
Issue Dt:
03/16/2010
Application #:
11349874
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/09/2007
Title:
ADAPTIVE VARIABLE LENGTH PULSE SYNCHRONIZER
43
Patent #:
Issue Dt:
11/04/2008
Application #:
11349875
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/09/2007
Title:
METHOD FOR FORMING A SEMICONDUCTOR-ON-INSULATOR (SOI) BODY-CONTACTED DEVICE WITH A PORTION OF DRAIN REGION REMOVED
44
Patent #:
Issue Dt:
10/24/2006
Application #:
11350305
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
06/15/2006
Title:
TRANSISTOR WITH REDUCED GATE-TO-SOURCE CAPACITANCE AND METHOD THEREFOR
45
Patent #:
Issue Dt:
03/30/2010
Application #:
11350487
Filing Dt:
02/09/2006
Publication #:
Pub Dt:
08/09/2007
Title:
MASS STORAGE DEVICE, MASS STORAGE CONTROLLER AND METHODS FOR USE THEREWITH
46
Patent #:
Issue Dt:
10/23/2007
Application #:
11351518
Filing Dt:
02/10/2006
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD TO SELECTIVELY FORM REGIONS HAVING DIFFERING PROPERTIES AND STRUCTURE
47
Patent #:
Issue Dt:
10/11/2011
Application #:
11352690
Filing Dt:
02/13/2006
Publication #:
Pub Dt:
08/16/2007
Title:
INTEGRATED CIRCUIT, UNIVERSAL SERIAL BUS ON-THE-GO POWER SOURCE AND METHODS FOR USE THEREWITH
48
Patent #:
NONE
Issue Dt:
Application #:
11353162
Filing Dt:
02/14/2006
Publication #:
Pub Dt:
08/16/2007
Title:
Method and apparatus for network security
49
Patent #:
Issue Dt:
05/27/2008
Application #:
11354472
Filing Dt:
02/14/2006
Publication #:
Pub Dt:
08/16/2007
Title:
METHODS AND APPARATUS FOR A HIGH-FREQUENCY OUTPUT MATCH CIRCUIT
50
Patent #:
Issue Dt:
05/18/2010
Application #:
11355477
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
ADJUST SWITCHING RATE OF A POWER SUPPLY TO MITIGATE INTERFERENCE
51
Patent #:
Issue Dt:
10/28/2008
Application #:
11355681
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
11/08/2007
Title:
METHOD AND APPARATUS FOR TESTING A DATA PROCESSING SYSTEM
52
Patent #:
Issue Dt:
08/07/2007
Application #:
11355682
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
12/21/2006
Title:
FUSE CIRCUIT AND ELECTRONIC CIRCUIT
53
Patent #:
Issue Dt:
04/22/2008
Application #:
11355822
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD FOR MAKING AN INTEGRATED CIRCUIT HAVING AN EMBEDDED NON-VOLATILE MEMORY
54
Patent #:
Issue Dt:
03/18/2008
Application #:
11356229
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/30/2007
Title:
EMBEDDED SUBSTRATE INTERCONNECT FOR UNDERSIDE CONTACT TO SOURCE AND DRAIN REGIONS
55
Patent #:
Issue Dt:
12/21/2010
Application #:
11356338
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
DECIMATION FILTER
56
Patent #:
Issue Dt:
11/10/2009
Application #:
11359329
Filing Dt:
02/21/2006
Publication #:
Pub Dt:
09/20/2007
Title:
ERROR CORRECTION DEVICE AND METHOD THEREOF
57
Patent #:
Issue Dt:
04/06/2010
Application #:
11360218
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
MANAGING PACKETS FOR TRANSMISSION IN A COMMUNICATION SYSTEM
58
Patent #:
Issue Dt:
10/27/2009
Application #:
11360285
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
NOISE ISOLATION BETWEEN CIRCUIT BLOCKS IN AN INTEGRATED CIRCUIT CHIP
59
Patent #:
NONE
Issue Dt:
Application #:
11360318
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/23/2007
Title:
Method for improving self-aligned silicide extendibility with spacer recess using a stand-alone recess etch integration
60
Patent #:
Issue Dt:
02/02/2010
Application #:
11360336
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
CAP LAYER FOR AN ALUMINUM COPPER BOND PAD
61
Patent #:
Issue Dt:
08/03/2010
Application #:
11360724
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
ELECTRONIC DEVICE AND METHOD
62
Patent #:
Issue Dt:
07/21/2009
Application #:
11360897
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/23/2007
Title:
METHOD FOR IMPROVING SELF-ALIGNED SILICIDE EXTENDIBILITY WITH SPACER RECESS USING AN AGGREGATED SPACER RECESS ETCH (ASRE) INTEGRATION
63
Patent #:
Issue Dt:
12/22/2009
Application #:
11360925
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
METHOD AND APPARATUS FOR INDICATING DIRECTIONALITY IN INTEGRATED CIRCUIT MANUFACTURING
64
Patent #:
Issue Dt:
05/20/2008
Application #:
11360926
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
DATA PROCESSING SYSTEM HAVING ADDRESS TRANSLATION BYPASS AND METHOD THEREFOR
65
Patent #:
Issue Dt:
05/26/2009
Application #:
11361171
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
SEMICONDUCTOR PROCESS INTEGRATING SOURCE/DRAIN STRESSORS AND INTERLEVEL DIELECTRIC LAYER STRESSORS
66
Patent #:
Issue Dt:
03/31/2009
Application #:
11361624
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD AND APPARATUS FOR A STEPPED-DRIFT MOSFET
67
Patent #:
Issue Dt:
02/23/2010
Application #:
11361625
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
LOW VOLTAGE OUTPUT BUFFER AND METHOD FOR BUFFERING DIGITAL OUTPUT DATA
68
Patent #:
Issue Dt:
04/12/2011
Application #:
11361948
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
FLEXIBLE MACROBLOCK ORDERING WITH REDUCED DATA TRAFFIC AND POWER CONSUMPTION
69
Patent #:
Issue Dt:
03/09/2010
Application #:
11362214
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
SYNCHRONIZATION FOR OFDM SIGNALS
70
Patent #:
Issue Dt:
10/23/2007
Application #:
11362694
Filing Dt:
02/27/2006
Publication #:
Pub Dt:
08/30/2007
Title:
BIT LINE PRECHARGE IN EMBEDDED MEMORY
71
Patent #:
Issue Dt:
10/27/2009
Application #:
11363463
Filing Dt:
02/27/2006
Publication #:
Pub Dt:
08/30/2007
Title:
RF TRANSMITTER WITH INTERLEAVED IQ MODULATION
72
Patent #:
Issue Dt:
07/07/2009
Application #:
11363791
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
PIEZOELECTRIC MEMS SWITCHES AND METHODS OF MAKING
73
Patent #:
Issue Dt:
10/21/2008
Application #:
11363901
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
11/23/2006
Title:
STRUCTURE AND METHOD FOR RESURF LDMOSFET WITH A CURRENT DIVERTER
74
Patent #:
Issue Dt:
11/27/2007
Application #:
11364047
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
MULTI-ROW LEAD FRAME
75
Patent #:
Issue Dt:
10/21/2008
Application #:
11364104
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
INTEGRATED CIRCUIT WITH FUNCTIONAL STATE CONFIGURABLE MEMORY AND METHOD OF CONFIGURING FUNCTIONAL STATES OF THE INTEGRATED CIRCUIT MEMORY
76
Patent #:
Issue Dt:
08/03/2010
Application #:
11364128
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD FOR FORMING A DEPOSITED OXIDE LAYER
77
Patent #:
Issue Dt:
12/29/2009
Application #:
11364129
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
NON-VOLATILE MEMORY HAVING A MULTIPLE BLOCK ERASE MODE AND METHOD THEREFOR
78
Patent #:
Issue Dt:
10/09/2007
Application #:
11364792
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD OF TESTING FOR POWER AND GROUND CONTINUITY OF A SEMICONDUCTOR DEVICE
79
Patent #:
Issue Dt:
10/26/2010
Application #:
11364985
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD FOR SEPARATELY OPTIMIZING SPACER WIDTH FOR TWO TRANSISTOR GROUPS USING A RECESS SPACER ETCH (RSE) INTEGRATION
80
Patent #:
Issue Dt:
03/08/2011
Application #:
11365059
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD FOR SEPARATELY OPTIMIZING SPACER WIDTH FOR TWO OR MORE TRANSISTOR CLASSES USING A RECESS SPACER INTEGRATION
81
Patent #:
Issue Dt:
11/18/2008
Application #:
11365119
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
CAPACITOR ATTACHMENT METHOD
82
Patent #:
Issue Dt:
04/19/2011
Application #:
11365231
Filing Dt:
03/01/2006
Publication #:
Pub Dt:
09/06/2007
Title:
CODEC INTEGRATED CIRCUIT, CODEC AND METHODS FOR USE THEREWITH
83
Patent #:
Issue Dt:
10/06/2009
Application #:
11365774
Filing Dt:
03/01/2006
Publication #:
Pub Dt:
09/06/2007
Title:
PRIORITIZATION OF CONNECTION IDENTIFIERS FOR AN UPLINK SCHEDULER IN A BROADBAND WIRELESS ACCESS COMMUNICATION SYSTEM
84
Patent #:
Issue Dt:
10/21/2008
Application #:
11366279
Filing Dt:
03/02/2006
Publication #:
Pub Dt:
09/06/2007
Title:
METAL GATE WITH ZIRCONIUM
85
Patent #:
Issue Dt:
01/27/2009
Application #:
11366286
Filing Dt:
03/02/2006
Publication #:
Pub Dt:
09/20/2007
Title:
APPARATUS AND METHOD FOR ADJUSTING AN OPERATING PARAMETER OF AN INTEGRATED CIRCUIT
86
Patent #:
Issue Dt:
08/19/2008
Application #:
11366928
Filing Dt:
03/01/2006
Publication #:
Pub Dt:
09/06/2007
Title:
METHODS AND APPARATUS FOR THERMAL ISOLATION IN VERTICALLY-INTEGRATED SEMICONDUCTOR DEVICES
87
Patent #:
Issue Dt:
04/07/2009
Application #:
11368720
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
07/26/2007
Title:
COMPOSITE INTEGRATED DEVICE AND METHODS FOR FORMING THEREOF
88
Patent #:
Issue Dt:
07/09/2013
Application #:
11368729
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
11/15/2007
Title:
ENHANCED TONE DETECTOR INCLUDING ADAPTIVE MULTI-BANDPASS FILTER FOR TONE DETECTION AND ENHANCEMENT
89
Patent #:
Issue Dt:
03/02/2010
Application #:
11369513
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
09/06/2007
Title:
TREATMENT FOR REDUCTION OF LINE EDGE ROUGHNESS
90
Patent #:
Issue Dt:
05/10/2011
Application #:
11369648
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
ELECTRONIC DEVICE TESTING SYSTEM
91
Patent #:
Issue Dt:
12/29/2009
Application #:
11369737
Filing Dt:
03/07/2006
Publication #:
Pub Dt:
09/13/2007
Title:
ALLOCATING PROCESSING RESOURCES FOR MULTIPLE INSTANCES OF A SOFTWARE COMPONENT
92
Patent #:
Issue Dt:
05/19/2009
Application #:
11370283
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
09/13/2007
Title:
CHARGE STORAGE STRUCTURE FORMATION IN TRANSISTOR WITH VERTICAL CHANNEL REGION
93
Patent #:
NONE
Issue Dt:
Application #:
11370320
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
09/13/2007
Title:
Method for making a multibit transistor
94
Patent #:
Issue Dt:
09/02/2008
Application #:
11370381
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
01/25/2007
Title:
CLOCK GENERATION CIRCUIT
95
Patent #:
Issue Dt:
02/24/2009
Application #:
11370387
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
09/06/2007
Title:
METHOD FOR FORMING REINFORCED INTERCONNECTS ON A SUBSTRATE
96
Patent #:
Issue Dt:
05/11/2010
Application #:
11371142
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
09/13/2007
Title:
DYNAMIC TIMING ADJUSTMENT IN A CIRCUIT DEVICE
97
Patent #:
NONE
Issue Dt:
Application #:
11371658
Filing Dt:
03/08/2006
Publication #:
Pub Dt:
09/13/2007
Title:
Method for planarizing vias formed in a substrate
98
Patent #:
Issue Dt:
10/30/2007
Application #:
11372495
Filing Dt:
03/10/2006
Publication #:
Pub Dt:
09/13/2007
Title:
SEMICONDUCTOR STORAGE DEVICE
99
Patent #:
Issue Dt:
09/09/2014
Application #:
11372666
Filing Dt:
03/10/2006
Publication #:
Pub Dt:
09/13/2007
Title:
WARP COMPENSATED PACKAGE AND METHOD
100
Patent #:
Issue Dt:
12/16/2008
Application #:
11373071
Filing Dt:
03/10/2006
Publication #:
Pub Dt:
09/13/2007
Title:
FROZEN MATERIAL DETECTION USING ELECTRIC FIELD SENSOR
Assignor
1
Exec Dt:
04/13/2010
Assignee
1
388 GREENWICH STREET
NEW YORK, NEW YORK 10013
Correspondence name and address
IP RESEARCH PLUS, INC.
21 TADCASTER CIRCLE
ATTN: PENELOPE J.A. AGODOA
WALDORF, MD 20602

Search Results as of: 06/07/2024 07:41 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT