|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09808369
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
CMOS GATE ARRAY WITH VERTICAL TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09808613
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
METHOD FOR CONTROLLING A DATA TRANSMISSION PRE-EMPHASIS UNIT AND A DATA TRANSMISSION SYSTEM EMPLOYING THE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
09808750
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
DEVICE AND METHOD TO REDUCE WORDLINE RC TIME CONSTANT IN SEMICONDUCTOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09808864
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
SUPPRESSION OF CROSS DIFFUSION AND GATE DEPLETION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09808886
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT OPENINGS, METHODS OF FORMING ELECTRICAL CONNECTIONS AND INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09808900
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
MEMORY DEVICES WITH REDUCED POWER CONSUMPTION REFRESH CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09809331
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
AGGLOMERATION ELIMINATION FOR METAL SPUTTER DEPOSITION OF CHALCOGENIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
09809441
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
PROGRAMMABLE SOFT-START CONTROL FOR CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09809537
|
Filing Dt:
|
03/15/2001
|
Title:
|
ANTIFUSE REROUTE OF DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
09809586
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
MULTI-BANK MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09809608
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
Method and apparatus for compensating duty cycle distortion in a data output signal from a memory device by delaying and distorting a reference clock
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09809623
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
INITIALIZATION OF NEGATIVE CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09809666
|
Filing Dt:
|
03/15/2001
|
Title:
|
METHOD OF FORMING PLUGS AND LOCAL INTERCONNECT FOR EMBEDDED MEMORY/SYSTEM-ON-CHIP (SOC) APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09809720
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
MULTI-LAYER, ATTENUATED PHASE-SHIFTING MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09809727
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
METHOD AND APPARATUS OF TESTING MEMORY DEVICE POWER AND GROUND PINS IN AN ARRAY ASSEMBLY PLATFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09809730
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
DIGITAL DELAY, DIGITAL PHASE SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09810008
|
Filing Dt:
|
03/15/2001
|
Title:
|
RUTHENIUM SILICIDE PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09810209
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
METAL GATE ELECTRODE STACK WITH A PASSIVATING METAL NITRIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09810366
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
CIRCUIT AND METHOD FOR TEST AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09810586
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
09810595
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
MEMORY CIRCUITRY WITH PLURALITY OF CAPACITORS RECEIVED WITHIN AN INSULATIVE LAYER WELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09810752
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHODS OF FORMNG FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY INCLUDING TIN GATE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09811179
|
Filing Dt:
|
03/16/2001
|
Title:
|
SEMICONDUCTOR COMPONENT HAVING SELECTED TERMINAL CONTACTS WITH MULTIPLE ELECTRICAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09811744
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
ONE-SIDED FLOATING-GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09812099
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
PROCESS FOR FORMING A DIFFUSION-BARRIER-MATERIAL NITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09812157
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHODS FOR PATTERNING METAL LAYERS FOR USE WITH FORMING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09812543
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
PLASMA ETCHING METHOD USING LOW IONIZATION POTENTIAL GAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09812622
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
MEMORY DEVICE COMMAND SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09812729
|
Filing Dt:
|
03/19/2001
|
Title:
|
REFERENCE CHARGE GENERATOR, A METHOD FOR PROVIDING A REFERENCE CHARGE FROM A REFERENCE CHARGE GENERATOR, A METHOD OF OPERATING A REFERENCE CHARGE GENERATOR AND A DRAM MEMORY CIRCUIT FORMED USING MEMORY CELLS HAVING AN AREA OF 6F2
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09813130
|
Filing Dt:
|
03/19/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
APPARATUS AND METHOD FOR DISABLING AND RE-ENABLING ACCESS TO IC TEST FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09813274
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
USE OF SETUP TIME TO SEND SIGNAL THROUGH DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09813724
|
Filing Dt:
|
03/21/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
FOLDED INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09814715
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
SIMPLIFIED ETCHING TECHNIQUE FOR PRODUCING MULTIPLE UNDERCUT PROFILES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09816696
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR MASKING DISPLAY ELEMENT DEFECTS IN A DISPLAY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09817363
|
Filing Dt:
|
03/20/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
STRING PROGRAMMABLE NONVOLATILE MEMORY WITH NOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
09817447
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
METHODS FOR MAKING COPPER AND OTHER METAL INTERCONNECTIONS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09817804
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
LOGIC PARTITIONING OF A NONVOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09817877
|
Filing Dt:
|
03/26/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHOD OF MAKING ELECTRICAL INTERCONNECTION FOR ATTACHMENT TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
09818425
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
FLASH DEVICE SECURITY METHOD UTILIZING A CHECK REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09818426
|
Filing Dt:
|
03/27/2001
|
Title:
|
NON-VOLATILE MEMORY WITH PEAK CURRENT NOISE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09818617
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
MEMORY DEVICE HAVING PROGRAMMABLE COLUMN SEGMENTATION TO INCREASE FLEXIBILITY IN BIT REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
09818699
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
DATA SECURITY FOR DIGITAL DATA STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09818751
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
POST-PLANARIZATION CLEAN-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09818957
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR TRIMMING NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09819160
|
Filing Dt:
|
03/27/2001
|
Title:
|
METHOD AND APPARATUS FOR SWITCHING AN OPTICAL BEAM IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09819259
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
NEGATIVE RESISTANCE MEMORY CELL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09819260
|
Filing Dt:
|
03/27/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
POLISHING PADS AND PLANARIZING MACHINES FOR MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES, AND METHODS FOR MAKING AND USING SUCH PADS AND MACHINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09819626
|
Filing Dt:
|
03/29/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
LOW INJECTION CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09819872
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHOD OF REDUCING DEFECTS IN ANTI-REFLECTIVE COATINGS AND SEMICONDUCTOR STRUCTURES FABRICATED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09819909
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
ENCAPSULATION MOLD WITH A CASTELLATED INNER SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09820108
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
PYRAMID FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09820468
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHODS OF FORMING MATERIALS BETWEEN CONDUCTIVE ELECTRICAL COMPONENTS, AND INSULATING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09820999
|
Filing Dt:
|
03/29/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
TAPE UNDER FRAME FOR LEAD FRAME IC PACKAGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09821114
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
DUAL-SWIPING INTERCONNECTION CLIP, AND HOOK AND SLOT ARRANGEMENT FOR PRINTED CIRCUIT BOARD (PCB) ATTACHMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09821240
|
Filing Dt:
|
03/29/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
Integrated circuit inductors
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09822249
|
Filing Dt:
|
04/02/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
STRUCTURE FOR IMPROVING STATIC REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09823191
|
Filing Dt:
|
03/29/2001
|
Title:
|
DIGITAL LEAKAGE COMPENSATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09823212
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
TWO-DIMENSIONAL PYRAMID FILTER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
09823215
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR INTERSYSTEM CUT/COPY AND PASTE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
09823926
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD AND A DEVICE FOR TESTING ELECTRONIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09824125
|
Filing Dt:
|
04/02/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
METHOD AND SYSTEM FOR FABRICATING CONTACTS ON SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09824363
|
Filing Dt:
|
04/02/2001
|
Title:
|
APPARATUS FOR MINIMIZATION OF DATA LINE COUPLING IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09824955
|
Filing Dt:
|
04/03/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
TRANSVERSE HYBRID LOC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
09825611
|
Filing Dt:
|
04/03/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHOD FOR PECVD DEPOSITION OF SELECTED MATERIAL FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09825613
|
Filing Dt:
|
04/03/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
METHOD FOR PECVD DEPOSITION OF SELECTED MATERIAL FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09825963
|
Filing Dt:
|
04/04/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILLING A GAP BETWEEN SPACED LAYERS OF A SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09826178
|
Filing Dt:
|
04/04/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHOD OF DEPOSITING A THERMOPLASTIC POLYMER IN SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
09826801
|
Filing Dt:
|
04/05/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
DATA SWITCHING ARBITRATION ARRANGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
09827248
|
Filing Dt:
|
04/04/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHODS OF PROCESSING A WORKPIECE, METHODS OF COMMUNICATING SIGNALS WITH RESPECT TO A WAFER, AND METHODS OF COMMUNICATING SIGNALS WITHIN A WORKPIECE PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09827369
|
Filing Dt:
|
04/05/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
SYNCHRONIZATION CIRCUIT FOR READ PATHS OF AN ELETRONIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09827752
|
Filing Dt:
|
04/06/2001
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
MONOLITHIC INTEGRATED CIRCUIT OSCILLATORS, COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) VOLTAGE-CONTROLLED OSCILLATORS, INTEGRATED CIRCUIT OSCILLATORS, OSCILLATOR-FORMING METHODS, AND OSCILLATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09827759
|
Filing Dt:
|
04/06/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
METHOD OF ETCHING A SUBSTANTIALLY AMORPHOUS TA2O COMPRISING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09827973
|
Filing Dt:
|
04/05/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHOD OF FORMING A CONDUCTIVE LINE, AND BURIED BIT LINE MEMORY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09828379
|
Filing Dt:
|
04/06/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
ASSEMBLY AND METHOD FOR MODIFIED BUS BAR WITH KAPTON¿ TAPE OR INSULATIVE MATERIAL IN LOC PACKAGED PART
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09828686
|
Filing Dt:
|
04/06/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE WITH ERASE REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09829136
|
Filing Dt:
|
04/09/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
SYNCHRONOUS FLASH MEMORY WITH TEST CODE INPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09829140
|
Filing Dt:
|
04/09/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR USING COMPLEMENTARY BITS IN A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09829161
|
Filing Dt:
|
04/09/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
METHODS FOR MAKING METALLIZATION STRUCTURES FOR SEMICONDUCTOR DEVICE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09829585
|
Filing Dt:
|
04/09/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
METHOD FOR READ ONLY MEMORY SHADOWING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09832053
|
Filing Dt:
|
04/10/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING REDUNDANCY FOR FABRICATING HIGHLY RELIABLE MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09832272
|
Filing Dt:
|
04/10/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING SELF-ALIGNED CVD-TUNGSTEN/TITANIUM CONTACT PLUGS STRAPPED WITH METAL INTERCONNECT AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09832918
|
Filing Dt:
|
04/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
BURIED DIGIT SPACER-SEPARATED CAPACITOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09832977
|
Filing Dt:
|
04/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR REMOVING CONTAMINANTS ON ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09834167
|
Filing Dt:
|
04/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
WALLET DETACHABLY RETAINING A PERSONAL INFORMATION DEVICE AND RECEIVING A WAKE SIGNAL AND A STAY AWAKE SIGNAL FROM THE PERSONAL INFORMATION DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09834298
|
Filing Dt:
|
04/12/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING BLEED CURRENTS WITHIN A DRAM ARRAY HAVING ROW-TO-COLUMN SHORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09834706
|
Filing Dt:
|
04/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH STACKED SUBSTRATES AND MULTIPLE SEMICONDUCTOR DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
09834713
|
Filing Dt:
|
04/13/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
DEVICE AND METHOD OF INTERFACING VOICE DATA BETWEEN A SWITCH AND A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09835052
|
Filing Dt:
|
04/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHODS OF SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09835200
|
Filing Dt:
|
04/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
METHOD FOR TESTING BUMPED SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09835541
|
Filing Dt:
|
04/16/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
ASSEMBLY AND METHODS FOR EPACKAGED DIE ON PCB WITH HEAT SINK ENCAPSULANT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09836067
|
Filing Dt:
|
04/17/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
Low profile multi-IC chip package connector
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09836564
|
Filing Dt:
|
04/17/2001
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
Title:
|
STRUCTURE AND METHOD FOR AN ELECTRONIC ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09836590
|
Filing Dt:
|
04/16/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
METHOD FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING NON-VOLATILE MEMORY CELLS AND LV TRANSISTORS WITH SALICIDED JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09836591
|
Filing Dt:
|
04/16/2001
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
APPARATUS AND METHODS FOR PROVIDING SUBSTRATE STRUCTURES HAVING METALLIC LAYERS FOR MICROELECTRONICS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09836609
|
Filing Dt:
|
04/17/2001
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
MULTI CHIP SEMICONDUCTOR PACKAGE AND METHOD OF CONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09836947
|
Filing Dt:
|
04/17/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
Method and apparatus for supplying regulated power to memory device components
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09837137
|
Filing Dt:
|
04/17/2001
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
Method for improving the effectiveness of ESD protection in circuit structures formed in a semiconductor substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09837857
|
Filing Dt:
|
04/17/2001
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
Title:
|
UPGRADEABLE CACHE CIRCUIT USING HIGH SPEED MULTIPLEXER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09838335
|
Filing Dt:
|
04/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
METHOD OF FABRICATING A HIGHLY RELIABLE GATE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09838526
|
Filing Dt:
|
04/19/2001
|
Title:
|
A COMB-SHAPED CAPACITOR FOR USE IN INTEGRATED CIRCUITS
|
|