|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
13744551
|
Filing Dt:
|
01/18/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
THROUGH SILICON VIA DEVICE HAVING LOW STRESS, THIN FILM GAPS AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13744606
|
Filing Dt:
|
01/18/2013
|
Title:
|
FIN DESIGN LEVEL MASK DECOMPOSITION FOR DIRECTED SELF ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
13745221
|
Filing Dt:
|
01/18/2013
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
HIGH ENERGY DENSITY STORAGE MATERIAL DEVICE USING NANOCHANNEL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13745547
|
Filing Dt:
|
01/18/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
FINFET INTEGRATED CIRCUITS WITH UNIFORM FIN HEIGHT AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13745770
|
Filing Dt:
|
01/19/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
Wire-Last Integration Method and Structure for III-V Nanowire Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13745927
|
Filing Dt:
|
01/21/2013
|
Title:
|
METHODS OF FORMING DIELECTRICALLY ISOLATED FINS FOR A FINFET SEMICONDUCTOR BY PERFORMING AN ETCHING PROCESS WHEREIN THE ETCH RATE IS MODIFIED VIA INCLUSION OF A DOPANT MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13745963
|
Filing Dt:
|
01/21/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
RACETRACK MEMORY CELLS WITH A VERTICAL NANOWIRE STORAGE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13746359
|
Filing Dt:
|
01/22/2013
|
Publication #:
|
|
Pub Dt:
|
05/29/2014
| | | | |
Title:
|
WAFER DEBONDING USING LONG-WAVELENGTH INFRARED RADIATION ABLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13746508
|
Filing Dt:
|
01/22/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
SELF-ALIGNED DOUBLE PATTERNING VIA ENCLOSURE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13746627
|
Filing Dt:
|
01/22/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
COMPOSITE COPPER WIRE INTERCONNECT STRUCTURES AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13747579
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS OF FORMING THE SAME WITH MULTIPLE EMBEDDED INTERCONNECT CONNECTION TO SAME THROUGH-SEMICONDUCTOR VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13747842
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
BAD WORDLINE/ARRAY DETECTION IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13747907
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR STRUCTURE INCLUDING A VERTICAL NANOWIRE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
13748159
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS OF FORMING THE SAME WITH METAL LAYER CONNECTION TO THROUGH-SEMICONDUCTOR VIA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13748197
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
SELF-ALIGNED BIOSENSORS WITH ENHANCED SENSITIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13748226
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
TEMPERATURE CONTROL DEVICE FOR OPTOELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13748821
|
Filing Dt:
|
01/24/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
IN-SITU THERMOELECTRIC COOLING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13749146
|
Filing Dt:
|
01/24/2013
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
METAL-INSULATOR-METAL CAPACITORS WITH HIGH CAPACITANCE DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13751361
|
Filing Dt:
|
01/28/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
STRESSED CHANNEL FET WITH SOURCE/DRAIN BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13753269
|
Filing Dt:
|
01/29/2013
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
METHODS FOR FABRICATING ELECTRICALLY-ISOLATED FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13755192
|
Filing Dt:
|
01/31/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR WITH A SELF-ALIGNED EMITTER AND BASE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13755246
|
Filing Dt:
|
01/31/2013
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING CONFINED EPITAXIAL GROWTH REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13755374
|
Filing Dt:
|
01/31/2013
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
AUTOMATED DESIGN LAYOUT PATTERN CORRECTION BASED ON CONTEXT-AWARE PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13755807
|
Filing Dt:
|
01/31/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR STRUCTURES USING SELECTIVELY-FORMED SIDEWALL SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13756981
|
Filing Dt:
|
02/01/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
METAL-CONTAMINATION-FREE THROUGH-SUBSTRATE VIA STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13757040
|
Filing Dt:
|
02/01/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
PARALLEL OPTICAL TRANSCEIVER MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13757069
|
Filing Dt:
|
02/01/2013
|
Title:
|
METHODS OF FORMING FINS FOR A FINFET SEMICONDUCTOR DEVICE USING A MANDREL OXIDATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13757218
|
Filing Dt:
|
02/01/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
PATTERN-BASED REPLACEMENT FOR LAYOUT REGULARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13757504
|
Filing Dt:
|
02/01/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING EMBEDDED ELECTRICAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13757961
|
Filing Dt:
|
02/04/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
TRENCH ISOLATION FOR BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13758204
|
Filing Dt:
|
02/04/2013
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTORS WITH A LINK REGION CONNECTING THE INTRINSIC AND EXTRINSIC BASES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
13758225
|
Filing Dt:
|
02/04/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
METHODS OF FORMING SUBSTRATES COMPRISED OF DIFFERENT SEMICONDUCTOR MATERIALS AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13759156
|
Filing Dt:
|
02/05/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
INTEGRATED CIRCUITS INCLUDING FINFET DEVICES WITH LOWER CONTACT RESISTANCE AND REDUCED PARASITIC CAPACITANCE AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13759641
|
Filing Dt:
|
02/05/2013
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
Title:
|
PAD-LESS GATE-ALL AROUND SEMICONDUCTOR NANOWIRE FETS ON BULK SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13759697
|
Filing Dt:
|
02/05/2013
|
Title:
|
VARIABLE RESISTANCE SWITCH FOR WIDE BANDWIDTH RESONANT GLOBAL CLOCK DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13760277
|
Filing Dt:
|
02/06/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
PLANAR SEMICONDUCTOR GROWTH ON III-V MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13760373
|
Filing Dt:
|
02/06/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
SUPERFILLED METAL CONTACT VIAS FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13760391
|
Filing Dt:
|
02/06/2013
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
CORROSION SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13760488
|
Filing Dt:
|
02/06/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
ELECTRONIC FUSE HAVING A DAMAGED REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
13761430
|
Filing Dt:
|
02/07/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
DIODE STRUCTURE AND METHOD FOR FINFET TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13761453
|
Filing Dt:
|
02/07/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
Diode Structure and Method for Gate All Around Silicon Nanowire Technologies
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13761476
|
Filing Dt:
|
02/07/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
DIODE STRUCTURE AND METHOD FOR WIRE-LAST NANOMESH TECHNOLOGIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13761686
|
Filing Dt:
|
02/07/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
METHODS OF FORMING A TRANSISTOR DEVICE ON A BULK SUBSTRATE AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
13763136
|
Filing Dt:
|
02/08/2013
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
METHOD, STRUCTURE, AND DESIGN STRUCTURE FOR A THROUGH-SILICON-VIA WILKINSON POWER DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13763312
|
Filing Dt:
|
02/08/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
FEED-FORWARD EQUALIZER ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13763399
|
Filing Dt:
|
02/08/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHODS FOR FABRICATING INTEGRATED CIRCUITS WITH IMPROVED SEMICONDUCTOR FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13763659
|
Filing Dt:
|
02/09/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
TIME DOMAIN ANALOG MULTIPLICATION TECHNIQUES FOR ADJUSTING TAP WEIGHTS OF FEED-FORWARD EQUALIZERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13764051
|
Filing Dt:
|
02/11/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
CHEMICAL AND PHYSICAL TEMPLATES FOR FORMING PATTERNS USING DIRECTED SELF-ASSEMBLY MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13764115
|
Filing Dt:
|
02/11/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHODS OF FORMING A THREE-DIMENSIONAL SEMICONDUCTOR DEVICE WITH A DUAL STRESS CHANNEL AND THE RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13764169
|
Filing Dt:
|
02/11/2013
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
NANOWIRE STRESS SENSORS AND STRESS SENSOR INTEGRATED CIRCUITS, DESIGN STRUCTURES FOR A STRESS SENSOR INTEGRATED CIRCUIT, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13764839
|
Filing Dt:
|
02/12/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHODS OF TRIMMING NANOWIRE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13765474
|
Filing Dt:
|
02/12/2013
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING STRESSOR REGIONS AND RELATED FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13765723
|
Filing Dt:
|
02/13/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
SHALLOW TRENCH ISOLATION INTEGRATION METHODS AND DEVICES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13765772
|
Filing Dt:
|
02/13/2013
|
Publication #:
|
|
Pub Dt:
|
10/03/2013
| | | | |
Title:
|
METHOD OF CHANGING REFLECTANCE OR RESISTANCE OF A REGION IN AN OPTOELECTRONIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13765830
|
Filing Dt:
|
02/13/2013
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SILICON ON STRESSED LINER (SOL)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13766028
|
Filing Dt:
|
02/13/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
INTERCONNECT WIRING SWITCHES AND INTEGRATED CIRCUITS INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13766141
|
Filing Dt:
|
02/13/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHOD FOR OFF-GRID ROUTING STRUCTURES UTILIZING SELF ALIGNED DOUBLE PATTERNING (SADP) TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13766228
|
Filing Dt:
|
02/13/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
EDGE AND STRAP CELL DESIGN FOR SRAM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13766898
|
Filing Dt:
|
02/14/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE STRUCTURES USING A SACRIFICIAL LINER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13767024
|
Filing Dt:
|
02/14/2013
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
BIOLOGICAL AND CHEMICAL SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13767930
|
Filing Dt:
|
02/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
POLYSILICON RESISTOR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13768112
|
Filing Dt:
|
02/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT PAD MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2013
|
Application #:
|
13769402
|
Filing Dt:
|
02/18/2013
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
LINER-FREE TUNGSTEN CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13769446
|
Filing Dt:
|
02/18/2013
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING SELF-ALIGNED CONTACT BARS AND METAL LINES WITH INCREASED VIA LANDING REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13769494
|
Filing Dt:
|
02/18/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
INFRARED-BASED METROLOGY FOR DETECTION OF STRESS AND DEFECTS AROUND THROUGH SILICON VIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13769500
|
Filing Dt:
|
02/18/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
COLLECTOR-UP BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13769976
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
MANAGING ERRORS IN A DRAM BY WEAK CELL ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13770026
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
MULTI-LAYER BARRIER LAYER STACKS FOR INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13770229
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
Parsing Data Representative of a Hardware Design into Commands of a Hardware Design Environment
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13770493
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
SEMICONDUCTOR GATE STRUCTURE FOR THRESHOLD VOLTAGE MODULATION AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13770552
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
REPLACEMENT GATE HAVING WORK FUNCTION AT VALENCE BAND EDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
13770711
|
Filing Dt:
|
02/19/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
EFFICIENT VALIDATION OF COHERENCY BETWEEN PROCESSOR CORES AND ACCELERATORS IN COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13771240
|
Filing Dt:
|
02/20/2013
|
Title:
|
FINFETS AND FIN ISOLATION STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13771255
|
Filing Dt:
|
02/20/2013
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING A LOCALIZED SOI FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13771668
|
Filing Dt:
|
02/20/2013
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
ON CHIP INDUCTOR WITH FREQUENCY DEPENDENT INDUCTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13772881
|
Filing Dt:
|
02/21/2013
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
JUNCTION FIELD EFFECT TRANSISTOR WITH AN EPITAXIALLY GROWN GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13773397
|
Filing Dt:
|
02/21/2013
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS FOR FABRICATING INTEGRATED CIRCUITS HAVING METAL GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13773881
|
Filing Dt:
|
02/22/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) GATE TERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13774069
|
Filing Dt:
|
02/22/2013
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
STRUCTURE, METHOD AND SYSTEM FOR COMPLEMENTARY STRAIN FILL FOR INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13774373
|
Filing Dt:
|
02/22/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
ELECTRICAL FUSES AND METHODS OF MAKING ELECTRICAL FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13774822
|
Filing Dt:
|
02/22/2013
|
Title:
|
METHODS FOR DIRECTED SELF-ASSEMBLY PROCESS/PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13775281
|
Filing Dt:
|
02/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
PHASE CHANGE MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
13775416
|
Filing Dt:
|
02/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
METHOD OF FORMING A HIGH QUALITY INTERFACIAL LAYER FOR A SEMICONDUCTOR DEVICE BY PERFORMING A LOW TEMPERATURE ALD PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13775917
|
Filing Dt:
|
02/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
U-SHAPED SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13775958
|
Filing Dt:
|
02/25/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
C-RICH CARBON BORON NITRIDE DIELECTRIC FILMS FOR USE IN ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13775968
|
Filing Dt:
|
02/25/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
III-V COMPOUND SEMICONDUCTOR MATERIAL PASSIVATION WITH CRYSTALLINE INTERLAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13775988
|
Filing Dt:
|
02/25/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
MASK FREE PROTECTION OF WORK FUNCTION MATERIAL PORTIONS IN WIDE REPLACEMENT GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13777353
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
EPITAXIAL EXTENSION CMOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13777402
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
METHOD FOR GROWING CONFORMAL EPI LAYERS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13777506
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
POWER MANAGEMENT DOMINO SRAM BIT LINE DISCHARGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13778321
|
Filing Dt:
|
02/27/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
INTERDIGITATED CAPACITORS WITH A ZERO QUADRATIC VOLTAGE COEFFICIENT OF CAPACITANCE OR ZERO LINEAR TEMPERATURE COEFFICIENT OF CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13778479
|
Filing Dt:
|
02/27/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
BI-DIRECTIONAL SILICON CONTROLLED RECTIFIER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13779036
|
Filing Dt:
|
02/27/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
INFORMATION ENCODING USING WIREBONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13780205
|
Filing Dt:
|
02/28/2013
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
DRAM ERROR DETECTION, EVALUATION, AND CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13780454
|
Filing Dt:
|
02/28/2013
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
SINGLE-JUNCTION PHOTOVOLTAIC CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13780877
|
Filing Dt:
|
02/28/2013
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
REPLACEMENT GATE MOSFET WITH A HIGH PERFORMANCE GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13781874
|
Filing Dt:
|
03/01/2013
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
METHODS OF FORMING ASYMMETRIC SPACERS ON VARIOUS STRUCTURES ON INTEGRATED CIRCUIT PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13781907
|
Filing Dt:
|
03/01/2013
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
METAL GATE STRUCTURE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13782094
|
Filing Dt:
|
03/01/2013
|
Publication #:
|
|
Pub Dt:
|
09/04/2014
| | | | |
Title:
|
BIPOLAR DEVICE HAVING A MONOCRYSTALLINE SEMICONDUCTOR INTRINSIC BASE TO EXTRINSIC BASE LINK-UP REGION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13782411
|
Filing Dt:
|
03/01/2013
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
DYNAMIC RECONFIGURATION-SWITCHING OF WINDINGS IN A MOTOR USED AS A GENERATOR IN A TURBINE
|
|