skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:038954/0001   Pages: 961
Recorded: 06/02/2016
Attorney Dkt #:065664/0012
Conveyance: PATENT SECURITY AGREEMENT
1
Patent #:
Issue Dt:
02/27/2001
Application #:
08687145
Filing Dt:
07/24/1996
Title:
FLASH EEPROM WITH ON-CHIP ERASE SOURCE VOLTAGE GENERATOR
2
Patent #:
Issue Dt:
09/15/1998
Application #:
08687248
Filing Dt:
07/25/1996
Title:
A CAPACITOR CONSTRUCTION WITH OXIDATION BARRIER BLOCK
3
Patent #:
Issue Dt:
01/27/1998
Application #:
08688098
Filing Dt:
07/29/1996
Title:
HIGH RESISTANCE RESISTORS FOR LIMITING CATHODE CURRENT IN FIELD EMISSION DISPLAYS
4
Patent #:
Issue Dt:
08/04/1998
Application #:
08688368
Filing Dt:
07/30/1996
Title:
METHOD FOR FABRICATING CHIP MODULES
5
Patent #:
Issue Dt:
12/08/1998
Application #:
08688956
Filing Dt:
07/31/1996
Title:
THRESHOLD DETECTING DEVICE
6
Patent #:
Issue Dt:
02/24/1998
Application #:
08689357
Filing Dt:
08/07/1996
Title:
METHOD FOR VERIFYING CONTIGUITY OF A BINARY TRANSLATED BLOCK OF INSTRUCTIONS BY ATTACHING A COMPARE AND/OR BRANCH INSTRUCTION TO PREDECESSOR BLOCK OF INSTRUCTIONS
7
Patent #:
Issue Dt:
07/28/1998
Application #:
08689369
Filing Dt:
08/08/1996
Title:
SYSTEM AND METHOD WHICH COMPARES DATA PREREAD FROM MEMORY CELLS TO DATA TO BE WRITTEN TO THE CELLS
8
Patent #:
Issue Dt:
09/21/1999
Application #:
08689535
Filing Dt:
08/09/1996
Title:
TRENCH/HOLE FILL PROCESSES FOR SEMICONDUCTOR FABRICATION
9
Patent #:
Issue Dt:
06/24/1997
Application #:
08689698
Filing Dt:
08/16/1996
Title:
CIRCUIT BOARD RETENTION SYSTEM
10
Patent #:
Issue Dt:
06/16/1998
Application #:
08690012
Filing Dt:
07/31/1996
Title:
INTERNAL PLATE FLAT-PANEL FIELD EMISSION DISPLAY
11
Patent #:
Issue Dt:
03/17/1998
Application #:
08690059
Filing Dt:
07/31/1996
Title:
PARALLEL-DICHOTOMIC SERIAL SENSING METHOD FOR SENSING MULTIPLE-LEVEL NON-VOLATILE MEMORY CELLS, AND SENSING CIRCUIT FOR ACTUATING SUCH METHOD
12
Patent #:
Issue Dt:
10/06/1998
Application #:
08690124
Filing Dt:
07/31/1996
Title:
YTATIC MEMORY CELL
13
Patent #:
Issue Dt:
03/31/1998
Application #:
08690530
Filing Dt:
07/31/1996
Title:
CIRCUIT FOR READING NON-VOLATILE MEMORIES
14
Patent #:
Issue Dt:
03/31/1998
Application #:
08690755
Filing Dt:
08/01/1996
Title:
SHARED PULL-UP AND SELECTION CIRCUITRY FOR PROGRAMMABLE CELLS SUCH AS ANTIFUSE CELLS
15
Patent #:
Issue Dt:
09/16/1997
Application #:
08690777
Filing Dt:
08/01/1996
Title:
ANTIFUSE PROGRAMMING METHOD AND APPARATUS
16
Patent #:
Issue Dt:
11/03/1998
Application #:
08690856
Filing Dt:
08/01/1996
Title:
ANTIFUSE DETECT CIRCUIT
17
Patent #:
Issue Dt:
06/09/1998
Application #:
08691335
Filing Dt:
08/02/1996
Title:
INTELLIGENT BINNING FOR ELECTRICALLY REPAIRABLE SEMICONDUCTOR CHIPS
18
Patent #:
Issue Dt:
01/26/1999
Application #:
08691571
Filing Dt:
08/02/1996
Title:
CMOS ISOLATION UTILIZING ENHANCED OXIDATION OF RECESSED POROUS SILICON FORMED BY LIGHT ION IMPLANTATION
19
Patent #:
Issue Dt:
12/21/1999
Application #:
08691759
Filing Dt:
08/02/1996
Title:
MULTI CHIP MODULE HAVING SELF LIMITING CONTACT MEMBERS
20
Patent #:
Issue Dt:
06/09/1998
Application #:
08691796
Filing Dt:
08/02/1996
Title:
CURRENT DETECTING CIRCUIT
21
Patent #:
Issue Dt:
12/23/1997
Application #:
08691855
Filing Dt:
08/02/1996
Title:
SEMICONDUCTOR WAFER, WAFER ALIGNMENT PATTERNS AND METHOD OF FORMING WAFER ALIGNMENT PATTERNS
22
Patent #:
Issue Dt:
05/04/1999
Application #:
08692742
Filing Dt:
08/06/1996
Title:
SYSTEM AND METHOD FOR SCOPING GLOBAL NETS IN A HIERARCHICAL NETLIST
23
Patent #:
Issue Dt:
02/23/1999
Application #:
08692758
Filing Dt:
08/06/1996
Title:
SYSTEM AND METHOD FOR SCOPING GLOBAL NETS IN A FLAT NETLIST
24
Patent #:
Issue Dt:
09/28/1999
Application #:
08692883
Filing Dt:
07/31/1996
Title:
PROCESS OF MAKING A GLASS SEMICONDUCTOR PACKAGE
25
Patent #:
Issue Dt:
11/16/1999
Application #:
08692950
Filing Dt:
08/07/1996
Title:
METHOD AND APPARATUS FOR REDUCING ROW SHUT-OFF TIME IN AN INTERLEAVED- ROW MEMORY DEVICE
26
Patent #:
Issue Dt:
02/02/1999
Application #:
08693750
Filing Dt:
08/07/1996
Title:
METHOD AND APPARATUS FOR LTESTING AN INTEGRATED CIRCUIT INCLUDING THE STEP/MEANS FOR STORING AN ASSOCIATED TEST IDENTIFIER IN ASSOCIATION WITH INTEGRATED CIRCUIT IDENTIFIER FOR EACH TEST TO BE PERFORMED ON THE INTEGRATED CIRCUIT
27
Patent #:
Issue Dt:
07/25/2000
Application #:
08693801
Filing Dt:
08/01/1996
Title:
METHOD OF MAKING A RESISTOR, METHOD OF MAKING A DIODE, AND SRAM CIRCUITRY AND OTHER INTEGRATED CIRCUITRY
28
Patent #:
Issue Dt:
03/23/1999
Application #:
08694168
Filing Dt:
08/08/1996
Title:
ONE-TIME PROGRAMMABLE ELEMENT HAVING CONTROLLED PROGRAMMED STATE RESISTANCE
29
Patent #:
Issue Dt:
04/07/1998
Application #:
08694293
Filing Dt:
08/08/1996
Title:
METHOD AND APPARATUS FOR AVOIDING BACK-TO-BACK DATA REWRITES TO A MEMORY ARRAY
30
Patent #:
Issue Dt:
09/22/1998
Application #:
08694601
Filing Dt:
08/09/1996
Title:
METHOD OF MAKING ASYMMETRIC TRANSISTOR
31
Patent #:
Issue Dt:
03/28/2000
Application #:
08695013
Filing Dt:
08/09/1996
Title:
DRAM CACHE
32
Patent #:
Issue Dt:
06/30/1998
Application #:
08695407
Filing Dt:
08/12/1996
Title:
METHOD OF FORMING A FIELD EFFECT TRANSISTOR AND METHOD OF FORMING CMOS INTEGRATED CIRCUITRY
33
Patent #:
Issue Dt:
02/13/2001
Application #:
08695590
Filing Dt:
08/12/1996
Title:
SEMICONDUCTOR PROGRAMMABLE TEST ARRANGEMENT SUCH AS AN ANTIFUSE ID CIRCUIT HAVING COMMON ACCESS SWITCHES AND/OR COMMON PROGRAMMING SWITCHES
34
Patent #:
Issue Dt:
11/10/1998
Application #:
08695763
Filing Dt:
08/06/1996
Title:
METHOD AND APPARATUS FOR MECHANICAL POLISHING
35
Patent #:
Issue Dt:
09/08/1998
Application #:
08696173
Filing Dt:
08/13/1996
Title:
METHOD OF FORMING OPAQUE BORDER ON SEMICONDUCTOR PHOTOMASK
36
Patent #:
Issue Dt:
12/15/1998
Application #:
08696243
Filing Dt:
08/13/1996
Title:
SEMICONDUCTOR PROCESSING METHODS OF CHEMICAL VAPOR DEPOSITING SIO 2 ON A SUBSTRATE
37
Patent #:
Issue Dt:
07/13/1999
Application #:
08696246
Filing Dt:
08/13/1996
Title:
SYSTEM FOR GENERATING CONFIGURATION OUTPUT SIGNAL RESPONSIVE TO CONFIG URATION INPUT SIGNAL,ENABLING CONFIGURATION,AND PROVIDING STATUS SIGNA L IDENTIFYING ENABLED CONFIGURATION RESPONSIVE TO THE OUTPUT SIGNSL
38
Patent #:
Issue Dt:
06/09/1998
Application #:
08696377
Filing Dt:
08/13/1996
Title:
COMPOUND PVD TARGET MATERIAL FOR SEMICONDUCTOR METALLIZATION
39
Patent #:
Issue Dt:
08/31/1999
Application #:
08696388
Filing Dt:
08/14/1996
Title:
UNIFORMLY BRIGHT FIELD EMISSION DISPLAY
40
Patent #:
Issue Dt:
08/18/1998
Application #:
08696652
Filing Dt:
08/14/1996
Title:
PROCESS FOR DETECTING DEFECTS IN PHOTOMASKS THROUGH AERIAL IMAGE COMPARISONS
41
Patent #:
Issue Dt:
03/10/1998
Application #:
08698207
Filing Dt:
08/14/1996
Title:
CIRCUIT AND METHOD FOR TESTING AN INTEGRATED CIRCUIT
42
Patent #:
Issue Dt:
08/04/1998
Application #:
08699489
Filing Dt:
08/19/1996
Title:
LEAK DETECTION METHOD AND APPARATUS FOR PLASMA PROCESSING EQUIPMENT
43
Patent #:
Issue Dt:
02/03/1998
Application #:
08699551
Filing Dt:
08/19/1996
Title:
SEMICONDUCTOR PROCESSING METHOD OF FORMING FIELD ISOLATION OXIDE RELATIVE TO A SEMICONDUCTOR SUBSTRATE
44
Patent #:
Issue Dt:
07/20/1999
Application #:
08699914
Filing Dt:
08/20/1996
Title:
METHOD FOR FORMING A CAPACITOR
45
Patent #:
Issue Dt:
04/14/1998
Application #:
08700114
Filing Dt:
08/20/1996
Title:
POLISHING PAD FOR CHEMICAL-MECHANICAL PLANARIZATION OF A SEMICONDUCTOR WAFER
46
Patent #:
Issue Dt:
08/18/1998
Application #:
08700613
Filing Dt:
08/12/1996
Title:
LATCHING MECHANISM FOR PULSED DOMINO LOGIC WITH INHERENT RACE MARGIN AND TIME BORROWING
47
Patent #:
Issue Dt:
12/23/1997
Application #:
08701264
Filing Dt:
08/22/1996
Title:
ATM SYSTEMS
48
Patent #:
Issue Dt:
11/25/1997
Application #:
08702380
Filing Dt:
08/22/1996
Title:
SELF-TIMING POWER-UP CIRCUIT
49
Patent #:
Issue Dt:
05/30/2000
Application #:
08702951
Filing Dt:
08/26/1996
Title:
METHOD FOR FORMING A JUNCTIONLESS ANTIFUSE
50
Patent #:
Issue Dt:
05/19/1998
Application #:
08703198
Filing Dt:
08/26/1996
Title:
METHOD AND APPARATUS FOR TESTING INTEGRATED CIRCUITS
51
Patent #:
Issue Dt:
03/16/1999
Application #:
08703811
Filing Dt:
08/27/1996
Title:
METHOD AND CIRCUIT FOR THE PROGRAMMING AND ERASURE OF A MEMORY
52
Patent #:
Issue Dt:
08/24/1999
Application #:
08704328
Filing Dt:
08/28/1996
Title:
METHOD FOR REMOVING AN UPPER LAYER OF MATERIAL FROM A SEMICONDUCTOR WAFER
53
Patent #:
Issue Dt:
11/25/1997
Application #:
08704896
Filing Dt:
08/30/1996
Title:
SUPPORT OF LIMITED WRITE DOWNS THROUGH TRUSTWORTHY PREDICTIONS IN MULTILEVEL SECURITY OF COMPUTER NETWORK COMMUNICATIONS
54
Patent #:
Issue Dt:
04/06/1999
Application #:
08705533
Filing Dt:
08/29/1996
Title:
SINGLE IN LINE MEMORY MODULE ADAPTER
55
Patent #:
Issue Dt:
11/25/1997
Application #:
08706230
Filing Dt:
09/04/1996
Title:
TECHNIQUE FOR PRODUCING SMALL ISLANDS OF SILICON ON INSULATOR
56
Patent #:
Issue Dt:
04/14/1998
Application #:
08707159
Filing Dt:
09/03/1996
Title:
POSITIONER FOR OVERHANGING COMPONENTS
57
Patent #:
Issue Dt:
11/04/1997
Application #:
08707867
Filing Dt:
09/09/1996
Title:
SINGLE-ENDED SENSING USING GLOBAL BIT LINES FOR DRAM
58
Patent #:
Issue Dt:
08/25/1998
Application #:
08708694
Filing Dt:
09/05/1996
Title:
ETCHING METHOD FOR USE IN FABRICATION OF SEMICONDUCTOR DEVICES
59
Patent #:
Issue Dt:
02/29/2000
Application #:
08708857
Filing Dt:
09/09/1996
Title:
INTEGRATED CIRCUIT PACKAGE
60
Patent #:
Issue Dt:
03/03/1998
Application #:
08708920
Filing Dt:
09/06/1996
Title:
SYSTEM AND METHOD FOR AN ANTIFUSE BANK
61
Patent #:
Issue Dt:
03/24/1998
Application #:
08709162
Filing Dt:
09/06/1996
Title:
ADDRESS COMPARING FOR NON-PRECHARGED REDUNDANCY ADDRESS MATCHING WITH REDUNDANCY DISABLE MODE
62
Patent #:
Issue Dt:
07/04/2000
Application #:
08709182
Filing Dt:
09/06/1996
Title:
GRAVITATIONALLY-ASSISTED CONTROL OF SPREAD OF VISCOUS MATERIAL APPLIED TO SEMICONDUCTOR ASSEMBLY COMPONENTS
63
Patent #:
Issue Dt:
03/09/1999
Application #:
08709425
Filing Dt:
09/06/1996
Title:
LOW AND HIGH VOLTAGE CMOS DEVICES AND PROCESS FOR FABRICATING SAME
64
Patent #:
Issue Dt:
09/29/1998
Application #:
08709555
Filing Dt:
09/06/1996
Title:
SYSTEM AND METHOD FOR WRITING DATA TO MEMORY CELLS SO AS TO ENABLE FASTER READS OF THE DATA USING DUAL WORDLINE DRIVERS
65
Patent #:
Issue Dt:
03/21/2000
Application #:
08709856
Filing Dt:
09/10/1996
Title:
CATALYTIC BREAKDOWN OF REACTANT GASES IN CHEMICAL VAPOR DEPOSITION
66
Patent #:
Issue Dt:
09/22/1998
Application #:
08709858
Filing Dt:
09/10/1996
Title:
APPARATUS, SYSTEM AND METHOD FOR IDENTIFYING SEMICONDUCTOR MEMORY ACCESS MODES
67
Patent #:
Issue Dt:
08/31/1999
Application #:
08710175
Filing Dt:
09/13/1996
Title:
METHODS FOR USE IN FORMATION OF TITANIUM NITRIDE INTERCONNECTS AND INTERCONNECTS FORMED USING SAME
68
Patent #:
Issue Dt:
05/19/1998
Application #:
08710397
Filing Dt:
09/16/1996
Title:
TEXTURIZED POLYCRYSTALLINE SILICON TO AID FIELD OXIDE FORMATION
69
Patent #:
Issue Dt:
10/06/1998
Application #:
08710707
Filing Dt:
09/20/1996
Title:
METHOD OF FABRICATING FLIP-CHIP ON LEADS DEVICES AND RESULTING ASSEMBLIES
70
Patent #:
Issue Dt:
09/23/1997
Application #:
08710786
Filing Dt:
09/20/1996
Title:
THIN FILM TRANSISTORS
71
Patent #:
Issue Dt:
05/05/1998
Application #:
08710917
Filing Dt:
09/24/1996
Title:
NONVOLATILE MEMORY HAVING TRANSISTOR REDUNDANCY
72
Patent #:
Issue Dt:
05/18/1999
Application #:
08711127
Filing Dt:
09/09/1996
Title:
DEVICE AND METHOD FOR LIMITING THE EXTENT TO WHICH CIRCUITS IN INTEGRATED CIRCUIT DICE ELECTRICALLY LOAD BOND PADS AND OTHER CIRCUIT NODES IN THE DICE
73
Patent #:
Issue Dt:
08/17/1999
Application #:
08711201
Filing Dt:
09/10/1996
Title:
CIRCUIT AND METHOD FOR HEATING AN ADHESIVE TO PACKAGE OR REWORK A SEMICONDUCTOR DIE
74
Patent #:
Issue Dt:
07/06/1999
Application #:
08712373
Filing Dt:
09/11/1996
Title:
METHOD OF MAKING ASYMNETRIC NONVOLABILE MEMRORY CELL
75
Patent #:
Issue Dt:
12/12/2000
Application #:
08712893
Filing Dt:
09/12/1996
Title:
METHOD AND APPARATUS FOR DISPLAYING DATA ON A VIDEO DISPLAY
76
Patent #:
Issue Dt:
04/27/1999
Application #:
08713606
Filing Dt:
09/13/1996
Title:
REDUCED TERMINAL TESTING SYSTEM
77
Patent #:
Issue Dt:
06/09/1998
Application #:
08713798
Filing Dt:
09/13/1996
Title:
INTEGRATED CIRCUIT PACKAGE ELECTRICAL ENHANCEMENT WITH IMPROVED LEAD FRAME DESIGN
78
Patent #:
Issue Dt:
03/30/1999
Application #:
08714651
Filing Dt:
09/16/1996
Title:
PLASMALESS DRY CONTACT CLEANING METHOD USING INTERHALOGEN COMPOUNDS
79
Patent #:
Issue Dt:
05/26/1998
Application #:
08715502
Filing Dt:
09/18/1996
Title:
ADJUSTABLE WRITE VOLTAGE CIRCUIT FOR SRAMS
80
Patent #:
Issue Dt:
09/01/1998
Application #:
08715857
Filing Dt:
09/19/1996
Title:
METHOD AND APPARATUS FOR THE NON-INVASIVE TESTING OF PRINTED CIRCUIT BOARD ASSEMBLIES
81
Patent #:
Issue Dt:
12/28/1999
Application #:
08716947
Filing Dt:
09/20/1996
Title:
METHOD FOR USING FUSE IDENTIFICATION CODES FOR MASKING BAD BITS ON MEMORY MODULES
82
Patent #:
Issue Dt:
11/24/1998
Application #:
08716987
Filing Dt:
09/20/1996
Title:
TIMER CIRCUIT WITH PROGRAMMABLE DECODE CIRCUITRY
83
Patent #:
Issue Dt:
04/27/1999
Application #:
08717014
Filing Dt:
09/20/1996
Title:
METHOD OF FORMING A FIELD EFFECT TRANSISTOR AND METHOD OF FORMING CMOS INTEGRATED CIRCUITRY
84
Patent #:
Issue Dt:
03/31/1998
Application #:
08717133
Filing Dt:
09/20/1996
Title:
METHOD AND APPARATUS FOR PROVIDING EXTERNAL ACCESS TO INTERNAL INTEGRATED CIRCUIT TEST CIRCUITS
85
Patent #:
Issue Dt:
03/09/1999
Application #:
08717198
Filing Dt:
09/18/1996
Title:
SILICON-GERMANIUM DEVICES FOR CMOS FORMED BY ION IMPLANTATION AND SOLID PHASE EPITAXIAL REGROWTH
86
Patent #:
Issue Dt:
09/21/1999
Application #:
08717273
Filing Dt:
09/20/1996
Title:
THE USE OF NITRIDES FOR FLIP-CHIP ENCAPSULATION
87
Patent #:
Issue Dt:
06/16/1998
Application #:
08717702
Filing Dt:
09/23/1996
Title:
LEVEL DETECTION CIRCUIT AND METHOD
88
Patent #:
Issue Dt:
07/14/1998
Application #:
08717846
Filing Dt:
09/23/1996
Title:
SUBSTRATE HAVING SELF LIMITING CONTACTS FOR ESTABLISHING AN ELECTRICAL CONNECTION WITH A SEMICONDUCTOR DIE
89
Patent #:
Issue Dt:
08/24/1999
Application #:
08719224
Filing Dt:
09/25/1996
Title:
METHOD AND STRUCTURE FOR ATTACHING A SEMICONDUCTOR DIE TO A LEAD FRAME
90
Patent #:
Issue Dt:
07/10/2001
Application #:
08719850
Filing Dt:
09/30/1996
Title:
METHOD AND SYSTEM FOR MAKING KNOWN GOOD SEMICONDUCTOR DICE
91
Patent #:
Issue Dt:
12/01/1998
Application #:
08720491
Filing Dt:
09/30/1996
Title:
VOLTAGE REGULATOR FOR SEMICONDUCTOR NON-VOLATILE ELECTRICALLY PROGRAMMABLE MEMORY DEVICE
92
Patent #:
Issue Dt:
06/12/2001
Application #:
08720710
Filing Dt:
10/02/1996
Title:
METHOD AND APPARATUS FOR VAPORIZING LIQUID PRECURSORS AND SYSTEM FOR USING SAME
93
Patent #:
Issue Dt:
01/04/2000
Application #:
08720711
Filing Dt:
10/02/1996
Title:
METHOD OF DEPOSITING FILMS ON SEMICONDUCTOR DEVICES BY USING CARBOXYLATE COMPLEXES
94
Patent #:
Issue Dt:
12/29/1998
Application #:
08720877
Filing Dt:
10/03/1996
Title:
MATRIX ADDRESSABLE DISPLAY WITH DELAY LOCKED LOOP CONTROLLER
95
Patent #:
Issue Dt:
06/16/1998
Application #:
08720943
Filing Dt:
10/03/1996
Title:
VARIABLE STAGE CHARGE PUMP
96
Patent #:
Issue Dt:
09/08/1998
Application #:
08721268
Filing Dt:
09/26/1996
Title:
ORGANIC SUBSTRATE (PCB) SLIP PLANE "STRESS DEFLECTOR" FOR FLIP CHIP DEVICES
97
Patent #:
Issue Dt:
12/08/1998
Application #:
08721365
Filing Dt:
09/26/1996
Title:
AREA SPECIFIC TEMPERATURE CONTROL FOR ELECTRODE PLATES AND CHUCKS USED IN SEMICONDUCTOR PROCESSING EQUIPMENT
98
Patent #:
Issue Dt:
10/06/1998
Application #:
08721474
Filing Dt:
09/27/1996
Title:
USE OF CONDUCTIVE LINES ON THE BACK SIDE OF WAFERS AND DIE FOR SEMICONDUCTOR INTERCONNECTS
99
Patent #:
Issue Dt:
12/08/1998
Application #:
08721838
Filing Dt:
09/27/1996
Title:
METHOD FOR IN-SITU INCORPORATION OF DESIRABLE IMPURITIES INTO HIGH PRESSURE OXIDES
100
Patent #:
Issue Dt:
07/14/1998
Application #:
08722378
Filing Dt:
09/30/1996
Title:
PARALLEL PROGRAMMING METHOD OF MEMORY WORDS AND CORRESPONDING CIRCUIT
Assignor
1
Exec Dt:
04/26/2016
Assignee
1
1300 THAMES STREET, 4TH FLOOR
BALTIMORE, MARYLAND 21231
Correspondence name and address
GENEVIEVE DORMENT, ESQ.
SIMPSON THACHER & BARTLETT LLP
425 LEXINGTON AVENUE
NEW YORK, NY 10017

Search Results as of: 05/31/2024 09:54 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT