skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054633/0001   Pages: 1245
Recorded: 11/02/2020
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 8468
Page 5 of 85
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
1
Patent #:
6562416
Issue Dt:
05/13/2003
Application #:
09846187
Filing Dt:
05/02/2001
Publication #:
US20020162736
Pub Dt:
11/07/2002
Title:
METHOD OF FORMING LOW RESISTANCE VIAS
2
Patent #:
6611023
Issue Dt:
08/26/2003
Application #:
09846502
Filing Dt:
05/01/2001
Title:
FIELD EFFECT TRANSISTOR WITH SELF ALLIGNED DOUBLE GATE AND METHOD OF FORMING SAME
3
Patent #:
6432822
Issue Dt:
08/13/2002
Application #:
09846611
Filing Dt:
05/02/2001
Title:
METHOD OF IMPROVING ELECTROMIGRATION RESISTANCE OF CAPPED CU
4
Patent #:
6620671
Issue Dt:
09/16/2003
Application #:
09846813
Filing Dt:
05/01/2001
Title:
METHOD OF FABRICATING TRANSISTOR HAVING A SINGLE CRYSTALLINE GATE CONDUCTOR
5
Patent #:
6593037
Issue Dt:
07/15/2003
Application #:
09847803
Filing Dt:
05/02/2001
Title:
EUV MASK OR RETICLE HAVING REDUCED REFLECTIONS
6
Patent #:
6566718
Issue Dt:
05/20/2003
Application #:
09848085
Filing Dt:
05/03/2001
Publication #:
US20020056879
Pub Dt:
05/16/2002
Title:
FIELD EFFECT TRANSISTOR WITH AN IMPROVED GATE CONTACT
7
Patent #:
6780499
Issue Dt:
08/24/2004
Application #:
09848153
Filing Dt:
05/03/2001
Publication #:
US20020164891
Pub Dt:
11/07/2002
Title:
ORDERED TWO-PHASE DIELECTRIC FILM, AND SEMICONDUCTOR DEVICE CONTAINING THE SAME
8
Patent #:
6577154
Issue Dt:
06/10/2003
Application #:
09848454
Filing Dt:
05/03/2001
Publication #:
US20020163360
Pub Dt:
11/07/2002
Title:
CONSTANT IMPEDANCE DRIVER FOR HIGH SPEED INTERFACE
9
Patent #:
6521949
Issue Dt:
02/18/2003
Application #:
09848508
Filing Dt:
05/03/2001
Publication #:
US20020164841
Pub Dt:
11/07/2002
Title:
SOI TRANSISTOR WITH POLYSILICON SEED
10
Patent #:
6498397
Issue Dt:
12/24/2002
Application #:
09848979
Filing Dt:
05/04/2001
Title:
SEED LAYER WITH ANNEALED REGION FOR INTEGRATED CIRCUIT INTERCONNECTS
11
Patent #:
6410461
Issue Dt:
06/25/2002
Application #:
09849357
Filing Dt:
05/07/2001
Title:
METHOD OF DEPOSITING SION WITH REDUCED DEFECTS
12
Patent #:
6509613
Issue Dt:
01/21/2003
Application #:
09849494
Filing Dt:
05/04/2001
Title:
SELF-ALIGNED FLOATING BODY CONTROL FOR SOI DEVICE THROUGH LEAKAGE ENHANCED BURIED OXIDE
13
Patent #:
6512244
Issue Dt:
01/28/2003
Application #:
09850392
Filing Dt:
05/07/2001
Title:
SOI DEVICE WITH STRUCTURE FOR ENHANCING CARRIER RECOMBINATION AND METHOD OF FABRICATING SAME
14
Patent #:
7122863
Issue Dt:
10/17/2006
Application #:
09850393
Filing Dt:
05/07/2001
Title:
SOI DEVICE WITH STRUCTURE FOR ENHANCING CARRIER RECOMBINATION AND METHOD OF FABRICATING SAME
15
Patent #:
6593227
Issue Dt:
07/15/2003
Application #:
09851199
Filing Dt:
05/08/2001
Title:
METHOD AND APPARATUS FOR PLANARIZING SURFACES OF SEMICONDUCTOR DEVICE CONDUCTIVE LAYERS
16
Patent #:
7065654
Issue Dt:
06/20/2006
Application #:
09852372
Filing Dt:
05/10/2001
Title:
SECURE EXECUTION BOX
17
Patent #:
6410410
Issue Dt:
06/25/2002
Application #:
09852535
Filing Dt:
05/10/2001
Publication #:
US20020061626
Pub Dt:
05/23/2002
Title:
METHOD OF FORMING LIGHTLY DOPED REGIONS IN A SEMICONDUCTOR DEVICE
18
Patent #:
6862641
Issue Dt:
03/01/2005
Application #:
09853234
Filing Dt:
05/11/2001
Title:
INTERRUPTABLE AND RE-ENTERABLE SYSTEM MANAGEMENT MODE PROGRAMMING CODE
19
Patent #:
6821715
Issue Dt:
11/23/2004
Application #:
09853345
Filing Dt:
05/10/2001
Publication #:
US20020167764
Pub Dt:
11/14/2002
Title:
FULLY UNDERCUT RESIST SYSTEMS USING E-BEAM LITHOGRAPHY FOR THE FABRICATION OF HIGH RESOLUTION MR SENSORS
20
Patent #:
7216362
Issue Dt:
05/08/2007
Application #:
09853395
Filing Dt:
05/11/2001
Title:
ENHANCED SECURITY AND MANAGEABILITY USING SECURE STORAGE IN A PERSONAL COMPUTER SYSTEM
21
Patent #:
6832317
Issue Dt:
12/14/2004
Application #:
09853437
Filing Dt:
05/11/2001
Title:
PERSONAL COMPUTER SECURITY MECHANSIM
22
Patent #:
6823451
Issue Dt:
11/23/2004
Application #:
09853447
Filing Dt:
05/11/2001
Title:
INTEGRATED CIRCUIT FOR SECURITY AND MANAGEABILITY
23
Patent #:
6469949
Issue Dt:
10/22/2002
Application #:
09854049
Filing Dt:
05/11/2001
Publication #:
US20020167855
Pub Dt:
11/14/2002
Title:
FUSE LATCH ARRAY SYSTEM FOR AN EMBEDDED DRAM HAVING A MICRO-CELL ARCHITECTURE
24
Patent #:
7035335
Issue Dt:
04/25/2006
Application #:
09854586
Filing Dt:
05/11/2001
Title:
TRANSPORT STREAM PARSER
25
Patent #:
6501675
Issue Dt:
12/31/2002
Application #:
09854987
Filing Dt:
05/14/2001
Publication #:
US20020176275
Pub Dt:
11/28/2002
Title:
ALTERNATING REFERENCE WORDLINE SCHEME FOR FAST DRAM
26
Patent #:
6941414
Issue Dt:
09/06/2005
Application #:
09855240
Filing Dt:
05/15/2001
Publication #:
US20020174291
Pub Dt:
11/21/2002
Title:
HIGH SPEED EMBEDDED DRAM WITH SRAM-LIKE INTERFACE
27
Patent #:
6823087
Issue Dt:
11/23/2004
Application #:
09855871
Filing Dt:
05/15/2001
Title:
PARALLEL EDGE FILTERS IN VIDEO CODEC
28
Patent #:
6726996
Issue Dt:
04/27/2004
Application #:
09858687
Filing Dt:
05/16/2001
Publication #:
US20020172811
Pub Dt:
11/21/2002
Title:
LAMINATED DIFFUSION BARRIER
29
Patent #:
6673287
Issue Dt:
01/06/2004
Application #:
09858919
Filing Dt:
05/16/2001
Publication #:
US20020172895
Pub Dt:
11/21/2002
Title:
VAPOR PHASE SURFACE MODIFICATION OF COMPOSITE SUBSTRATES TO FORM A MOLECULARLY THIN RELEASE LAYER
30
Patent #:
6808974
Issue Dt:
10/26/2004
Application #:
09859021
Filing Dt:
05/15/2001
Publication #:
US20020173105
Pub Dt:
11/21/2002
Title:
CMOS STRUCTURE WITH MAXIMIZED POLYSILICON GATE ACTIVATION AND A METHOD FOR SELECTIVELY MAXIMIZING DOPING ACTIVATION IN GATE, EXTENSION, AND SOURCE/DRAIN REGIONS
31
Patent #:
6519174
Issue Dt:
02/11/2003
Application #:
09859145
Filing Dt:
05/16/2001
Publication #:
US20020172067
Pub Dt:
11/21/2002
Title:
EARLY WRITE DRAM ARCHITECTURE WITH VERTICALLY FOLDED BITLINES
32
Patent #:
6493240
Issue Dt:
12/10/2002
Application #:
09859252
Filing Dt:
05/17/2001
Publication #:
US20010046129
Pub Dt:
11/29/2001
Title:
INTERPOSER FOR CONNECTING TWO SUBSTRATES AND RESULTING ASSEMBLY
33
Patent #:
6725337
Issue Dt:
04/20/2004
Application #:
09859290
Filing Dt:
05/16/2001
Title:
METHOD AND SYSTEM FOR SPECULATIVELY INVALIDATING LINES IN A CACHE
34
Patent #:
6399493
Issue Dt:
06/04/2002
Application #:
09860141
Filing Dt:
05/17/2001
Title:
METHOD OF SILICIDE FORMATION BY SILICON PRETREATMENT
35
Patent #:
6464563
Issue Dt:
10/15/2002
Application #:
09860226
Filing Dt:
05/18/2001
Title:
METHOD AND APPARATUS FOR DETECTING DISHING IN A POLISHED LAYER
36
Patent #:
6727873
Issue Dt:
04/27/2004
Application #:
09860264
Filing Dt:
05/18/2001
Publication #:
US20020171619
Pub Dt:
11/21/2002
Title:
REFLECTIVE ELECTROPHORETIC DISPLAY WITH STACKED COLOR CELLS
37
Patent #:
6680726
Issue Dt:
01/20/2004
Application #:
09860265
Filing Dt:
05/18/2001
Publication #:
US20020171620
Pub Dt:
11/21/2002
Title:
TRANSMISSIVE ELECTROPHORETIC DISPLAY WITH STACKED COLOR CELLS
38
Patent #:
6563736
Issue Dt:
05/13/2003
Application #:
09860736
Filing Dt:
05/18/2001
Publication #:
US20020171101
Pub Dt:
11/21/2002
Title:
FLASH MEMORY STRUCTURE HAVING DOUBLE CELLED ELEMENTS AND METHOD FOR FABRICATING THE SAME
39
Patent #:
6753252
Issue Dt:
06/22/2004
Application #:
09861253
Filing Dt:
05/18/2001
Publication #:
US20020173094
Pub Dt:
11/21/2002
Title:
CONTACT PLUG FORMATION FOR DEVICES WITH STACKED CAPACITORS
40
Patent #:
6602757
Issue Dt:
08/05/2003
Application #:
09861594
Filing Dt:
05/21/2001
Publication #:
US20020171106
Pub Dt:
11/21/2002
Title:
SELF-ADJUSTING THICKNESS UNIFORMITY IN SOI BY HIGH-TEMPERATURE OXIDATION OF SIMOX AND BONDED SOI
41
Patent #:
6541356
Issue Dt:
04/01/2003
Application #:
09861596
Filing Dt:
05/21/2001
Publication #:
US20020173123
Pub Dt:
11/21/2002
Title:
THE ULTIMATE SIMOX
42
Patent #:
6556477
Issue Dt:
04/29/2003
Application #:
09861788
Filing Dt:
05/21/2001
Publication #:
US20020172074
Pub Dt:
11/21/2002
Title:
INTEGRATED CHIP HAVING SRAM, DRAM AND FLASH MEMORY AND METHOD FOR FABRICATING THE SAME
43
Patent #:
6777733
Issue Dt:
08/17/2004
Application #:
09862827
Filing Dt:
05/22/2001
Publication #:
US20020055224
Pub Dt:
05/09/2002
Title:
METHOD FOR FORMING DUAL WORKFUNCTION HIGH-PERFORMANCE SUPPORT MOSFETS IN EDRAM ARRAYS
44
Patent #:
6677170
Issue Dt:
01/13/2004
Application #:
09863596
Filing Dt:
05/23/2001
Title:
METHOD FOR DETERMINING PROCESS LAYER THICKNESS USING SCATTEROMETRY MEASUREMENTS
45
Patent #:
6657716
Issue Dt:
12/02/2003
Application #:
09863598
Filing Dt:
05/23/2001
Title:
METHOD AND APPARATUS FOR DETECTING NECKING OVER FIELD/ACTIVE TRANSITIONS
46
Patent #:
6341079
Issue Dt:
01/22/2002
Application #:
09863848
Filing Dt:
05/23/2001
Title:
Content addressable memory device
47
Patent #:
6728916
Issue Dt:
04/27/2004
Application #:
09863952
Filing Dt:
05/23/2001
Publication #:
US20020178416
Pub Dt:
11/28/2002
Title:
HIERARCHICAL BUILT-IN SELF-TEST FOR SYSTEM-ON-CHIP DESIGN
48
Patent #:
6498383
Issue Dt:
12/24/2002
Application #:
09863980
Filing Dt:
05/23/2001
Publication #:
US20020177270
Pub Dt:
11/28/2002
Title:
OXYNITRIDE SHALLOW TRENCH ISOLATION AND METHOD OF FORMATION
49
Patent #:
6725121
Issue Dt:
04/20/2004
Application #:
09864692
Filing Dt:
05/24/2001
Title:
METHOD AND APPARATUS FOR USING A DYNAMIC CONTROL MODEL TO COMPENSATE FOR A PROCESS INTERRUPT
50
Patent #:
6645867
Issue Dt:
11/11/2003
Application #:
09864974
Filing Dt:
05/24/2001
Publication #:
US20020175146
Pub Dt:
11/28/2002
Title:
STRUCTURE AND METHOD TO PRESERVE STI DURING ETCHING
51
Patent #:
6597233
Issue Dt:
07/22/2003
Application #:
09865830
Filing Dt:
05/25/2001
Publication #:
US20020175717
Pub Dt:
11/28/2002
Title:
DIFFERENTIAL SCSI DRIVER RISE TIME AND AMPLITUDE CONTROL CIRCUIT
52
Patent #:
6472740
Issue Dt:
10/29/2002
Application #:
09867902
Filing Dt:
05/30/2001
Title:
SELF-SUPPORTING AIR BRIDGE INTERCONNECT STRUCTURE FOR INTEGRATED CIRCUITS
53
Patent #:
6458610
Issue Dt:
10/01/2002
Application #:
09871015
Filing Dt:
05/31/2001
Title:
METHOD AND APPARATUS FOR OPTICAL FILM STACK FAULT DETECTION
54
Patent #:
6528851
Issue Dt:
03/04/2003
Application #:
09871191
Filing Dt:
05/31/2001
Title:
POST-SILICIDATION IMPLANT FOR INTRODUCING RECOMBINATION CENTER IN BODY OF SOI MOSFET
55
Patent #:
6545226
Issue Dt:
04/08/2003
Application #:
09871556
Filing Dt:
05/31/2001
Publication #:
US20020179331
Pub Dt:
12/05/2002
Title:
PRINTED WIRING BOARD INTERPOSER SUB-ASSEMBLY
56
Patent #:
6746578
Issue Dt:
06/08/2004
Application #:
09871557
Filing Dt:
05/31/2001
Publication #:
US20020179450
Pub Dt:
12/05/2002
Title:
SELECTIVE SHIELD/MATERIAL FLOW MECHANISM
57
Patent #:
7224063
Issue Dt:
05/29/2007
Application #:
09871883
Filing Dt:
06/01/2001
Publication #:
US20020182855
Pub Dt:
12/05/2002
Title:
DUAL-DAMASCENE METALLIZATION INTERCONNECTION
58
Patent #:
6528884
Issue Dt:
03/04/2003
Application #:
09872328
Filing Dt:
06/01/2001
Title:
CONFORMAL ATOMIC LINER LAYER IN AN INTERGRATED CIRCUIT INTERCONNECT
59
Patent #:
6482656
Issue Dt:
11/19/2002
Application #:
09873667
Filing Dt:
06/04/2001
Title:
METHOD OF ELECTROCHEMICAL FORMATION OF HIGH TC SUPERCONDUCTING DAMASCENE INTERCONNECT FOR INTEGRATED CIRCUIT
60
Patent #:
6528892
Issue Dt:
03/04/2003
Application #:
09874196
Filing Dt:
06/05/2001
Publication #:
US20020180061
Pub Dt:
12/05/2002
Title:
LAND GRID ARRAY STIFFENER USE WITH FLEXIBLE CHIP CARRIERS
61
Patent #:
6592939
Issue Dt:
07/15/2003
Application #:
09875596
Filing Dt:
06/06/2001
Title:
SYSTEM FOR AND METHOD OF USING DEVELOPER AS A SOLVENT TO SPREAD PHOTORESIST FASTER AND REDUCE PHOTORESIST CONSUMPTION
62
Patent #:
6724225
Issue Dt:
04/20/2004
Application #:
09876631
Filing Dt:
06/07/2001
Publication #:
US20020186050
Pub Dt:
12/12/2002
Title:
LOGIC CIRCUIT FOR TRUE AND COMPLEMENT SIGNAL GENERATOR
63
Patent #:
8009584
Issue Dt:
08/30/2011
Application #:
09877120
Filing Dt:
06/11/2001
Title:
SYSTEM AND METHOD FOR IMPLEMENTING AN IRC ACROSS MULTIPLE NETWORK DEVICES
64
Patent #:
6656313
Issue Dt:
12/02/2003
Application #:
09878474
Filing Dt:
06/11/2001
Publication #:
US20020195197
Pub Dt:
12/26/2002
Title:
STRUCTURE AND METHOD FOR IMPROVED ADHESION BETWEEN TWO POLYMER FILMS
65
Patent #:
6512684
Issue Dt:
01/28/2003
Application #:
09878525
Filing Dt:
06/11/2001
Publication #:
US20020196648
Pub Dt:
12/26/2002
Title:
CONTENT ADDRESSABLE MEMORY HAVING CASCADED SUB-ENTRY ARCHITECTURE
66
Patent #:
6891231
Issue Dt:
05/10/2005
Application #:
09879105
Filing Dt:
06/13/2001
Publication #:
US20020190302
Pub Dt:
12/19/2002
Title:
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR (CMOS) GATE STACK WITH HIGH DIELECTRIC CONSTANT GATE DIELECTRIC AND INTEGRATED DIFFUSION BARRIER
67
Patent #:
6529282
Issue Dt:
03/04/2003
Application #:
09879338
Filing Dt:
06/11/2001
Title:
METHOD OF CONTROLLING PHOTOLITHOGRAPHY PROCESSES BASED UPON SCATTEROMETRIC MEASUREMENTS OF PHOTORESIST THICKNESS, AND SYSTEM FOR ACCOMPLISHING SAME
68
Patent #:
6759282
Issue Dt:
07/06/2004
Application #:
09879530
Filing Dt:
06/12/2001
Publication #:
US20020185684
Pub Dt:
12/12/2002
Title:
METHOD AND STRUCTURE FOR BURIED CIRCUITS AND DEVICES
69
Patent #:
6635542
Issue Dt:
10/21/2003
Application #:
09879579
Filing Dt:
06/12/2001
Publication #:
US20020187612
Pub Dt:
12/12/2002
Title:
COMPACT BODY FOR SILICON-ON-INSULATOR TRANSISTORS REQUIRING NO ADDITIONAL LAYOUT AREA
70
Patent #:
6876557
Issue Dt:
04/05/2005
Application #:
09879653
Filing Dt:
06/12/2001
Publication #:
US20020188797
Pub Dt:
12/12/2002
Title:
UNIFIED SRAM CACHE SYSTEM FOR AN EMBEDDED DRAM SYSTEM HAVING A MICRO-CELL ARCHITECTURE
71
Patent #:
6717212
Issue Dt:
04/06/2004
Application #:
09879724
Filing Dt:
06/12/2001
Publication #:
US20020185685
Pub Dt:
12/12/2002
Title:
LEAKY, THERMALLY CONDUCTIVE INSULATOR MATERIAL (LTCIM) IN SEMICONDUCTOR-ON-INSULATOR (SOI) STRUCTURE
72
Patent #:
6534865
Issue Dt:
03/18/2003
Application #:
09880219
Filing Dt:
06/12/2001
Title:
METHOD OF ENHANCED FILL OF VIAS AND TRENCHES
73
Patent #:
6597463
Issue Dt:
07/22/2003
Application #:
09880591
Filing Dt:
06/13/2001
Title:
SYSTEM TO DETERMINE SUITABILITY OF SION ARC SURFACE FOR DUV RESIST PATTERNING
74
Patent #:
6538932
Issue Dt:
03/25/2003
Application #:
09880598
Filing Dt:
06/13/2001
Publication #:
US20020191448
Pub Dt:
12/19/2002
Title:
TIMING CIRCUIT AND METHOD FOR A COMPILABLE DRAM
75
Patent #:
6630362
Issue Dt:
10/07/2003
Application #:
09880990
Filing Dt:
06/13/2001
Title:
METHOD AND APPARATUS FOR PERFORMING TRENCH DEPTH ANALYSIS
76
Patent #:
6592747
Issue Dt:
07/15/2003
Application #:
09881817
Filing Dt:
06/18/2001
Publication #:
US20030000850
Pub Dt:
01/02/2003
Title:
METHOD OF CONTROLLING ADDITIVES IN COPPER PLATING BATHS
77
Patent #:
6440807
Issue Dt:
08/27/2002
Application #:
09882095
Filing Dt:
06/15/2001
Title:
SURFACE ENGINEERING TO PREVENT EPI GROWTH ON GATE POLY DURING SELECTIVE EPI PROCESSING
78
Patent #:
6511873
Issue Dt:
01/28/2003
Application #:
09882749
Filing Dt:
06/15/2001
Publication #:
US20020192881
Pub Dt:
12/19/2002
Title:
HIGH-DIELECTRIC CONSTANT INSULATORS FOR FEOL CAPACITORS
79
Patent #:
6555461
Issue Dt:
04/29/2003
Application #:
09884059
Filing Dt:
06/20/2001
Title:
METHOD OF FORMING LOW RESISTANCE BARRIER ON LOW K INTERCONNECT
80
Patent #:
6537833
Issue Dt:
03/25/2003
Application #:
09885411
Filing Dt:
06/19/2001
Title:
METHOD AND APPARATUS FOR CHARACTERIZING AN INTERCONNECT STRUCTURE PROFILE USING SCATTEROMETRY MEASUREMENTS
81
Patent #:
6594024
Issue Dt:
07/15/2003
Application #:
09886863
Filing Dt:
06/21/2001
Title:
MONITOR CMP PROCESS USING SCATTEROMETRY
82
Patent #:
6511876
Issue Dt:
01/28/2003
Application #:
09888777
Filing Dt:
06/25/2001
Publication #:
US20020197789
Pub Dt:
12/26/2002
Title:
HIGH MOBILITY FETS USING AL2O3 AS A GATE OXIDE
83
Patent #:
6678570
Issue Dt:
01/13/2004
Application #:
09891898
Filing Dt:
06/26/2001
Title:
METHOD AND APPARATUS FOR DETERMINING OUTPUT CHARACTERISTICS USING TOOL STATE DATA
84
Patent #:
6542418
Issue Dt:
04/01/2003
Application #:
09892026
Filing Dt:
06/26/2001
Publication #:
US20020196677
Pub Dt:
12/26/2002
Title:
REDUNDANT MEMORY ARRAY HAVING DUAL-USE REPAIR ELEMENTS
85
Patent #:
6804799
Issue Dt:
10/12/2004
Application #:
09892328
Filing Dt:
06/26/2001
Publication #:
US20020199151
Pub Dt:
12/26/2002
Title:
USING TYPE BITS TO TRACK STORAGE OF ECC AND PREDECODE BITS IN A LEVEL TWO CACHE
86
Patent #:
6483169
Issue Dt:
11/19/2002
Application #:
09892777
Filing Dt:
06/28/2001
Title:
EXTRUDED HEAT SPREADER
87
Patent #:
6538320
Issue Dt:
03/25/2003
Application #:
09892778
Filing Dt:
06/28/2001
Title:
HEAT SPREADER HAVING HOLES FOR RIVET-LIKE ADHESIVE CONNECTIONS
88
Patent #:
6569694
Issue Dt:
05/27/2003
Application #:
09892799
Filing Dt:
06/28/2001
Title:
METHOD OF CHECKING BGA SUBSTRATE DESIGN
89
Patent #:
7072351
Issue Dt:
07/04/2006
Application #:
09893100
Filing Dt:
06/26/2001
Title:
COLLISION RECOVERY INTERFACE SUPPORT IN A HOME PHONELINE NETWORKING ALLIANCE MEDIA ACCESS CONTROLLER (HPNA MAC) OPERATING IN ACCORDANCE WITH AT LEAST TWO DIFFERENT DATA RATE STANDARDS
90
Patent #:
6905950
Issue Dt:
06/14/2005
Application #:
09893198
Filing Dt:
06/27/2001
Publication #:
US20030003701
Pub Dt:
01/02/2003
Title:
GROWING COPPER VIAS OR LINES WITHIN A PATTERNED RESIST USING A COPPER SEED LAYER
91
Patent #:
6617087
Issue Dt:
09/09/2003
Application #:
09893272
Filing Dt:
06/27/2001
Title:
USE OF SCATTEROMETRY TO MEASURE PATTERN ACCURACY
92
Patent #:
6561706
Issue Dt:
05/13/2003
Application #:
09893807
Filing Dt:
06/28/2001
Publication #:
US20030002878
Pub Dt:
01/02/2003
Title:
CRITICAL DIMENSION MONITORING FROM LATENT IMAGE
93
Patent #:
6614540
Issue Dt:
09/02/2003
Application #:
09894048
Filing Dt:
06/28/2001
Title:
METHOD AND APPARATUS FOR DETERMINING FEATURE CHARACTERISTICS USING SCATTEROMETRY
94
Patent #:
6531780
Issue Dt:
03/11/2003
Application #:
09894289
Filing Dt:
06/27/2001
Title:
VIA FORMATION IN INTEGRATED CIRCUIT INTERCONNECTS
95
Patent #:
6559042
Issue Dt:
05/06/2003
Application #:
09894337
Filing Dt:
06/28/2001
Publication #:
US20030003703
Pub Dt:
01/02/2003
Title:
PROCESS FOR FORMING FUSIBLE LINKS
96
Patent #:
6828162
Issue Dt:
12/07/2004
Application #:
09894434
Filing Dt:
06/28/2001
Title:
SYSTEM AND METHOD FOR ACTIVE CONTROL OF BPSG DEPOSITION
97
Patent #:
6630361
Issue Dt:
10/07/2003
Application #:
09894701
Filing Dt:
06/28/2001
Title:
USE OF SCATTEROMETRY FOR IN-SITU CONTROL OF GASEOUS PHASE CHEMICAL TRIM PROCESS
98
Patent #:
6656389
Issue Dt:
12/02/2003
Application #:
09895650
Filing Dt:
06/29/2001
Publication #:
US20030004066
Pub Dt:
01/02/2003
Title:
THERMAL PASTE FOR LOW TEMPERATURE APPLICATIONS
99
Patent #:
6620676
Issue Dt:
09/16/2003
Application #:
09895672
Filing Dt:
06/29/2001
Publication #:
US20030003653
Pub Dt:
01/02/2003
Title:
STRUCTURE AND METHODS FOR PROCESS INTEGRATION IN VERTICAL DRAM CELL FABRICATION
100
Patent #:
6475885
Issue Dt:
11/05/2002
Application #:
09896490
Filing Dt:
06/29/2001
Title:
SOURCE/DRAIN FORMATION WITH SUB-AMORPHIZING IMPLANTATION
Assignor
1
GLOBALFOUNDRIES INC.
Exec Dt:
10/22/2020
Assignee
1
GLOBALFOUNDRIES U.S. INC.
2600 GREAT AMERICA WAY
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
GLOBALFOUNDRIES SINGAPORE PTE. LTD.
60 WOODLANDS INDUSTRIAL PARK D STREET 2,
SINGAPORE, 738406 SINGAPORE

Search Results as of: 05/24/2024 03:38 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT