skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051028/0001   Pages: 834
Recorded: 11/12/2019
Attorney Dkt #:4816.244
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
12/11/2007
Application #:
11078764
Filing Dt:
03/11/2005
Publication #:
Pub Dt:
09/14/2006
Title:
DETECTION OF ROW-TO-ROW SHORTS AND OTHER ROW DECODE DEFECTS IN MEMORY DEVICES
2
Patent #:
Issue Dt:
03/06/2007
Application #:
11079590
Filing Dt:
03/14/2005
Publication #:
Pub Dt:
07/21/2005
Title:
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
3
Patent #:
Issue Dt:
09/23/2008
Application #:
11080105
Filing Dt:
03/14/2005
Publication #:
Pub Dt:
09/14/2006
Title:
PHASE DETECTOR AND METHOD PROVIDING RAPID LOCKING OF DELAY-LOCK LOOPS
4
Patent #:
Issue Dt:
09/09/2008
Application #:
11080236
Filing Dt:
03/14/2005
Publication #:
Pub Dt:
10/05/2006
Title:
SYSTEM AND METHOD FOR REDUCING JITTER OF SIGNALS COUPLED THROUGH ADJACENT SIGNAL LINES
5
Patent #:
Issue Dt:
04/03/2007
Application #:
11080351
Filing Dt:
03/14/2005
Publication #:
Pub Dt:
09/15/2005
Title:
HIGH VOLTAGE POSITIVE AND NEGATIVE TWO-PHASE DISCHARGE SYSTEM AND METHOD FOR CHANNEL ERASE IN FLASH MEMORY DEVICES
6
Patent #:
Issue Dt:
05/15/2007
Application #:
11080443
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
07/21/2005
Title:
OUTPUT PREDICTION LOGIC CIRCUITS WITH ULTRA-THIN VERTICAL TRANSISTORS AND METHODS OF FORMATION
7
Patent #:
Issue Dt:
07/24/2007
Application #:
11081236
Filing Dt:
03/15/2005
Publication #:
Pub Dt:
07/21/2005
Title:
MICROELECTRONIC COMPONENT ASSEMBLIES AND MICROELECTRONIC COMPONENT LEAD FRAME STRUCTURES
8
Patent #:
Issue Dt:
09/09/2008
Application #:
11081336
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
08/18/2005
Title:
THRESHOLD VOLTAGE ADJUSTMENT FOR LONG CHANNEL TRANSISTORS
9
Patent #:
Issue Dt:
07/17/2007
Application #:
11081413
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
07/21/2005
Title:
METHODS FOR PLANARIZATION OF GROUP VIII METAL-CONTAINING SURFACES USING COMPLEXING AGENTS
10
Patent #:
Issue Dt:
11/20/2007
Application #:
11081925
Filing Dt:
03/15/2005
Publication #:
Pub Dt:
07/21/2005
Title:
MICROELECTRONIC COMPONENT ASSEMBLIES AND MICROELECTRONIC COMPONENT LEAD FRAME STRUCTURES
11
Patent #:
Issue Dt:
09/16/2008
Application #:
11082066
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
07/21/2005
Title:
SEMICONDUCTOR FUSES AND SEMICONDUCTOR DEVICES CONTAINING THE SAME
12
Patent #:
Issue Dt:
11/21/2006
Application #:
11082572
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
08/18/2005
Title:
MEMORY BUS POLARITY INDICATOR SYSTEM AND METHOD FOR REDUCING THE AFFECTS OF SIMULTANEOUS SWITCHING OUTPUTS (SSO) ON MEMORY BUS TIMING
13
Patent #:
Issue Dt:
08/28/2007
Application #:
11083433
Filing Dt:
03/17/2005
Publication #:
Pub Dt:
09/21/2006
Title:
METHOD AND SYSTEM FOR DISCRETELY CONTROLLABLE PLASMA PROCESSING
14
Patent #:
Issue Dt:
04/03/2007
Application #:
11083506
Filing Dt:
03/18/2005
Publication #:
Pub Dt:
07/28/2005
Title:
METHODS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
15
Patent #:
Issue Dt:
04/15/2008
Application #:
11083518
Filing Dt:
03/18/2005
Publication #:
Pub Dt:
07/28/2005
Title:
SEMICONDUCTOR SUBSTRATES INCLUDING I/O REDISTRIBUTION USING WIRE BONDS AND ANISOTROPICALLY CONDUCTIVE FILM, METHODS OF FABRICATION AND ASSEMBLIES INCLUDING SAME
16
Patent #:
Issue Dt:
11/21/2006
Application #:
11084338
Filing Dt:
03/17/2005
Publication #:
Pub Dt:
07/28/2005
Title:
LINEAR AND NON-LINEAR OBJECT MANAGEMENT
17
Patent #:
Issue Dt:
04/13/2010
Application #:
11084345
Filing Dt:
03/17/2005
Publication #:
Pub Dt:
09/21/2006
Title:
NEGATIVE VOLTAGE DRIVING FOR THE DIGIT LINE ISOLATION GATES
18
Patent #:
Issue Dt:
08/01/2006
Application #:
11084459
Filing Dt:
03/17/2005
Publication #:
Pub Dt:
07/28/2005
Title:
LINEAR OBJECT MANAGEMENT FOR A RANGE OF FLASH MEMORY
19
Patent #:
Issue Dt:
11/03/2009
Application #:
11084968
Filing Dt:
03/21/2005
Publication #:
Pub Dt:
07/28/2005
Title:
ZR-SN-TI-O FILMS
20
Patent #:
Issue Dt:
03/25/2008
Application #:
11085009
Filing Dt:
03/21/2005
Publication #:
Pub Dt:
07/21/2005
Title:
METHOD OF FORMING RESISTANCE VARIABLE DEVICES
21
Patent #:
Issue Dt:
10/02/2007
Application #:
11085018
Filing Dt:
03/21/2005
Publication #:
Pub Dt:
07/28/2005
Title:
BURIED TRANSISTORS FOR SILICON ON INSULATOR TECHNOLOGY
22
Patent #:
Issue Dt:
02/17/2009
Application #:
11085563
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
07/28/2005
Title:
LOW INJECTION CHARGE PUMP
23
Patent #:
Issue Dt:
05/09/2006
Application #:
11085855
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
07/28/2005
Title:
FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES
24
Patent #:
Issue Dt:
01/23/2007
Application #:
11085936
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
07/28/2005
Title:
FLASH MEMORY DEVICE WITH A VARIABLE ERASE PULSE
25
Patent #:
Issue Dt:
12/25/2007
Application #:
11087212
Filing Dt:
03/23/2005
Publication #:
Pub Dt:
07/28/2005
Title:
SELECTIVE PASSIVATION OF EXPOSED SILICON
26
Patent #:
Issue Dt:
09/25/2007
Application #:
11087218
Filing Dt:
03/23/2005
Publication #:
Pub Dt:
09/28/2006
Title:
METHODS OF FORMING TRENCH ISOLATION IN THE FABRICATION OF INTEGRATED CIRCUITRY AND METHODS OF FABRICATING INTEGRATED CIRCUITRY
27
Patent #:
Issue Dt:
08/28/2007
Application #:
11087293
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
09/28/2006
Title:
OUTPUT BUFFER AND METHOD HAVING A SUPPLY VOLTAGE INSENSITIVE SLEW RATE
28
Patent #:
Issue Dt:
07/04/2006
Application #:
11088092
Filing Dt:
03/23/2005
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD AND APPARATUS FOR STANDBY POWER REDUCTION IN SEMICONDUCTOR DEVICES
29
Patent #:
Issue Dt:
01/15/2008
Application #:
11088363
Filing Dt:
03/23/2005
Publication #:
Pub Dt:
08/04/2005
Title:
CONDUCTIVE STRUCTURE FOR MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SUCH STRUCTURES
30
Patent #:
Issue Dt:
07/31/2007
Application #:
11089132
Filing Dt:
03/24/2005
Publication #:
Pub Dt:
08/18/2005
Title:
SKEWED SENSE AMP FOR VARIABLE RESISTANCE MEMORY SENSING
31
Patent #:
Issue Dt:
03/04/2008
Application #:
11089382
Filing Dt:
03/24/2005
Publication #:
Pub Dt:
08/04/2005
Title:
TRIGGERING OF IO EQUILIBRATING ENDING SIGNAL WITH FIRING OF COLUMN ACCESS SIGNAL
32
Patent #:
Issue Dt:
05/15/2007
Application #:
11090092
Filing Dt:
03/24/2005
Publication #:
Pub Dt:
08/04/2005
Title:
METHODS FOR WAFER-LEVEL PACKAGING OF MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED BY SUCH METHODS
33
Patent #:
Issue Dt:
07/03/2007
Application #:
11090204
Filing Dt:
03/28/2005
Publication #:
Pub Dt:
08/25/2005
Title:
PHOTO-ASSISTED METHOD FOR SEMICONDUCTOR FABRICATION
34
Patent #:
Issue Dt:
06/10/2008
Application #:
11090529
Filing Dt:
03/25/2005
Publication #:
Pub Dt:
09/28/2006
Title:
METHODS OF FORMING RECESSED ACCESS DEVICES ASSOCIATED WITH SEMICONDUCTOR CONSTRUCTIONS
35
Patent #:
Issue Dt:
07/11/2006
Application #:
11091258
Filing Dt:
03/28/2005
Publication #:
Pub Dt:
08/04/2005
Title:
CLOSED FLUX MAGNETIC MEMORY
36
Patent #:
Issue Dt:
04/08/2008
Application #:
11091260
Filing Dt:
03/28/2005
Publication #:
Pub Dt:
07/28/2005
Title:
MEMORY CIRCUITRY WITH OXYGEN DIFFUSION BARRIER LAYER RECEIVED OVER A WELL BASE
37
Patent #:
Issue Dt:
10/03/2006
Application #:
11092029
Filing Dt:
03/29/2005
Publication #:
Pub Dt:
08/25/2005
Title:
METHODS OF FORMING SEMICONDUCTOR CIRCUITRY
38
Patent #:
Issue Dt:
05/04/2010
Application #:
11092157
Filing Dt:
03/28/2005
Publication #:
Pub Dt:
08/04/2005
Title:
APPARATUSES AND METHODS FOR CONDITIONING POLISHING PADS USED IN POLISHING MICRO-DEVICE WORKPIECES
39
Patent #:
Issue Dt:
02/27/2007
Application #:
11093012
Filing Dt:
03/29/2005
Publication #:
Pub Dt:
10/20/2005
Title:
SEQUENTIAL PROGRAM-VERIFY METHOD WITH RESULT BUFFERING
40
Patent #:
Issue Dt:
08/11/2009
Application #:
11093286
Filing Dt:
03/30/2005
Publication #:
Pub Dt:
08/04/2005
Title:
PHOTODIODE WITH ULTRA-SHALLOW JUNCTION FOR HIGH QUANTUM EFFICIENCY CMOS IMAGE SENSOR AND METHOD OF FORMATION
41
Patent #:
Issue Dt:
09/13/2011
Application #:
11093907
Filing Dt:
03/30/2005
Publication #:
Pub Dt:
10/05/2006
Title:
DIFFERENTIAL DELAY COMPENSATION
42
Patent #:
Issue Dt:
11/24/2009
Application #:
11094614
Filing Dt:
03/29/2005
Publication #:
Pub Dt:
08/04/2005
Title:
ELECTRONIC APPARATUSES, SILICON-ON-INSULATOR INTEGRATED CIRCUITS, AND FABRICATION METHODS
43
Patent #:
Issue Dt:
02/05/2008
Application #:
11094687
Filing Dt:
03/30/2005
Publication #:
Pub Dt:
10/05/2006
Title:
METHODS TO PERFORM CACHE COHERENCY IN MULTIPROCESSOR SYSTEM USING RESERVE SIGNALS AND CONTROL BITS
44
Patent #:
Issue Dt:
09/11/2007
Application #:
11095186
Filing Dt:
03/30/2005
Publication #:
Pub Dt:
10/12/2006
Title:
METHODS OF FILLING OPENINGS WITH OXIDE, AND METHODS OF FORMING TRENCHED ISOLATION REGIONS
45
Patent #:
Issue Dt:
03/25/2008
Application #:
11095330
Filing Dt:
03/30/2005
Publication #:
Pub Dt:
10/12/2006
Title:
FLASH MEMORY CELL HAVING REDUCED FLOATING GATE TO FLOATING GATE COUPLING
46
Patent #:
Issue Dt:
08/01/2006
Application #:
11096970
Filing Dt:
04/01/2005
Publication #:
Pub Dt:
08/11/2005
Title:
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
47
Patent #:
Issue Dt:
01/30/2007
Application #:
11097064
Filing Dt:
04/01/2005
Publication #:
Pub Dt:
10/05/2006
Title:
LAYOUT FOR NAND FLASH MEMORY ARRAY HAVING REDUCED WORD LINE IMPEDANCE
48
Patent #:
Issue Dt:
09/06/2011
Application #:
11097876
Filing Dt:
04/01/2005
Publication #:
Pub Dt:
10/05/2006
Title:
METHODS OF FORMING TRENCH ISOLATION IN THE FABRICATION OF INTEGRATED CIRCUITRY AND METHODS OF FABRICATING INTEGRATED CIRCUITRY
49
Patent #:
Issue Dt:
08/21/2007
Application #:
11098552
Filing Dt:
04/05/2005
Publication #:
Pub Dt:
08/11/2005
Title:
METHOD OF FORMING MIRRORS BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
50
Patent #:
Issue Dt:
04/03/2007
Application #:
11098747
Filing Dt:
04/04/2005
Publication #:
Pub Dt:
08/18/2005
Title:
JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES AND SYSTEMS
51
Patent #:
Issue Dt:
09/11/2007
Application #:
11099372
Filing Dt:
04/05/2005
Publication #:
Pub Dt:
08/18/2005
Title:
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENT WITH STIFFENER AND CIRCUIT DECAL
52
Patent #:
Issue Dt:
07/11/2006
Application #:
11099775
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
08/11/2005
Title:
METHOD FOR ERASING AN NROM CELL
53
Patent #:
Issue Dt:
07/11/2006
Application #:
11099839
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
08/11/2005
Title:
METHOD FOR ERASING AN NROM CELL
54
Patent #:
Issue Dt:
03/11/2008
Application #:
11099972
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
10/12/2006
Title:
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
55
Patent #:
Issue Dt:
03/29/2011
Application #:
11100429
Filing Dt:
04/07/2005
Publication #:
Pub Dt:
10/12/2006
Title:
ANTI-ECLIPSE CIRCUITRY WITH TRACKING OF FLOATING DIFFUSION RESET LEVEL
56
Patent #:
Issue Dt:
04/24/2007
Application #:
11101626
Filing Dt:
04/08/2005
Publication #:
Pub Dt:
08/11/2005
Title:
SEMICONDUCTOR PACKAGE WITH WIRE BONDED STACKED DICE AND MULTI-LAYER METAL BUMPS
57
Patent #:
Issue Dt:
08/25/2009
Application #:
11101785
Filing Dt:
04/07/2005
Publication #:
Pub Dt:
10/12/2006
Title:
LOW LOCALITY-OF-REFERENCE SUPPORT IN A MULTI-LEVEL CACHE HIERACHY
58
Patent #:
Issue Dt:
05/13/2008
Application #:
11102408
Filing Dt:
04/08/2005
Publication #:
Pub Dt:
10/12/2006
Title:
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS
59
Patent #:
Issue Dt:
09/09/2008
Application #:
11102844
Filing Dt:
04/11/2005
Publication #:
Pub Dt:
08/18/2005
Title:
IMAGE DEVICE AND PHOTODIODE STRUCTURE
60
Patent #:
Issue Dt:
06/02/2009
Application #:
11103019
Filing Dt:
04/11/2005
Publication #:
Pub Dt:
08/11/2005
Title:
OPTICALLY INTERACTIVE DEVICE PACKAGE ARRAY
61
Patent #:
Issue Dt:
02/18/2014
Application #:
11103188
Filing Dt:
04/11/2005
Publication #:
Pub Dt:
10/12/2006
Title:
HEATING PHASE CHANGE MATERIAL
62
Patent #:
Issue Dt:
09/18/2007
Application #:
11105148
Filing Dt:
04/12/2005
Publication #:
Pub Dt:
09/01/2005
Title:
METHOD OF FORMING A CATALYTIC SURFACE COMPRISING AT LEAST ONE OF PT, PD, CO AND AU IN AT LEAST ONE OF ELEMENTAL AND ALLOY FORMS
63
Patent #:
Issue Dt:
04/08/2008
Application #:
11105412
Filing Dt:
04/14/2005
Publication #:
Pub Dt:
08/11/2005
Title:
USE OF GATE ELECTRODE WORKFUNCTION TO IMPROVE DRAM REFRESH
64
Patent #:
Issue Dt:
12/22/2009
Application #:
11105419
Filing Dt:
04/14/2005
Publication #:
Pub Dt:
08/18/2005
Title:
WELL FOR CMOS IMAGER AND METHOD OF FORMATION
65
Patent #:
Issue Dt:
08/22/2006
Application #:
11105775
Filing Dt:
04/13/2005
Publication #:
Pub Dt:
08/11/2005
Title:
METHODS FOR MAKING SEMICONDUCTOR STRUCTURES HAVING HIGH-SPEED AREAS AND HIGH-DENSITY AREAS
66
Patent #:
Issue Dt:
10/02/2007
Application #:
11106100
Filing Dt:
04/14/2005
Publication #:
Pub Dt:
10/19/2006
Title:
CIRCUIT AND METHOD FOR STABLE FUSE DETECTION
67
Patent #:
Issue Dt:
01/27/2009
Application #:
11106465
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
COLUMN-PARALLEL SIGMA-DELTA ANALOG-TO-DIGITAL CONVERSION FOR IMAGERS
68
Patent #:
Issue Dt:
07/22/2008
Application #:
11106509
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
08/11/2005
Title:
MULTILAYER DIELECTRIC TUNNEL BARRIER USED IN MAGNETIC TUNNEL JUNCTION DEVICES, AND ITS METHOD OF FABRICATION
69
Patent #:
Issue Dt:
12/19/2006
Application #:
11106716
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
03/23/2006
Title:
INTEGRATED CHARGE SENSING SCHEME FOR RESISTIVE MEMORIES
70
Patent #:
Issue Dt:
08/02/2011
Application #:
11107125
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
METHODS OF MANUFACTURING NANOTUBES HAVING CONTROLLED CHARACTERISTICS
71
Patent #:
Issue Dt:
09/25/2007
Application #:
11107587
Filing Dt:
04/15/2005
Publication #:
Pub Dt:
10/19/2006
Title:
VARIABLE DELAY LINE WITH MULTIPLE HIERARCHY
72
Patent #:
Issue Dt:
06/24/2008
Application #:
11107807
Filing Dt:
04/18/2005
Publication #:
Pub Dt:
09/08/2005
Title:
ULTRA-SHALLOW PHOTODIODE USING INDIUM
73
Patent #:
Issue Dt:
07/15/2008
Application #:
11108219
Filing Dt:
04/18/2005
Publication #:
Pub Dt:
09/01/2005
Title:
METHODS OF GAS DELIVERY FOR DEPOSITION PROCESSES AND METHODS OF DEPOSITING MATERIAL ON A SUBSTRATE
74
Patent #:
Issue Dt:
03/24/2009
Application #:
11108436
Filing Dt:
04/18/2005
Publication #:
Pub Dt:
08/18/2005
Title:
SELF-ALIGNED POLY-METAL STRUCTURES
75
Patent #:
Issue Dt:
04/24/2012
Application #:
11109531
Filing Dt:
04/19/2005
Publication #:
Pub Dt:
10/19/2006
Title:
POWER SAVINGS MODE FOR MEMORY SYSTEMS
76
Patent #:
Issue Dt:
07/31/2007
Application #:
11109535
Filing Dt:
04/19/2005
Publication #:
Pub Dt:
10/19/2006
Title:
ON-CHIP SAMPLING CIRCUIT AND METHOD
77
Patent #:
Issue Dt:
03/17/2009
Application #:
11109946
Filing Dt:
04/20/2005
Publication #:
Pub Dt:
10/26/2006
Title:
STATIC RAM MEMORY CELL WITH DNR CHALCOGENIDE DEVICES AND METHOD OF FORMING
78
Patent #:
Issue Dt:
04/08/2008
Application #:
11110431
Filing Dt:
04/20/2005
Publication #:
Pub Dt:
08/25/2005
Title:
SEMICONDUCTOR DICE HAVING BACK SIDE REDISTRIBUTION LAYER ACCESSED USING THROUGH-SILICON VIAS, METHODS
79
Patent #:
Issue Dt:
05/13/2008
Application #:
11110583
Filing Dt:
04/20/2005
Publication #:
Pub Dt:
08/25/2005
Title:
TWO DIE SEMICONDUCTOR ASSEMBLY AND SYSTEM INCLUDING SAME
80
Patent #:
Issue Dt:
05/25/2010
Application #:
11110612
Filing Dt:
04/19/2005
Title:
DIRECT SECONDARY DEVICE INTERFACE BY A HOST
81
Patent #:
Issue Dt:
02/09/2010
Application #:
11111360
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
10/27/2005
Title:
METHODS OF FORMING STORAGE NODES FOR A DRAM ARRAY
82
Patent #:
Issue Dt:
10/30/2007
Application #:
11111605
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
10/27/2005
Title:
DRAM ARRAYS
83
Patent #:
Issue Dt:
06/10/2008
Application #:
11111625
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
10/27/2005
Title:
METHODS OF FORMING DRAM ARRAYS
84
Patent #:
Issue Dt:
09/23/2008
Application #:
11111836
Filing Dt:
04/22/2005
Publication #:
Pub Dt:
10/26/2006
Title:
MEMORY ARRAY FOR INCREASED BIT DENSITY
85
Patent #:
Issue Dt:
09/11/2007
Application #:
11111838
Filing Dt:
04/22/2005
Publication #:
Pub Dt:
10/26/2006
Title:
METHOD AND APPARATUS FOR ACCESSING A MEMORY ARRAY
86
Patent #:
Issue Dt:
05/04/2010
Application #:
11111917
Filing Dt:
04/22/2005
Publication #:
Pub Dt:
10/26/2006
Title:
MEMORY ELEMENTS HAVING PATTERNED ELECTRODES AND METHOD OF FORMING THE SAME
87
Patent #:
Issue Dt:
05/15/2007
Application #:
11112127
Filing Dt:
04/22/2005
Publication #:
Pub Dt:
08/25/2005
Title:
METHODS OF FORMING A CAPACITOR
88
Patent #:
Issue Dt:
06/03/2008
Application #:
11112787
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
09/22/2005
Title:
METHODS AND SYSTEMS FOR PLANARIZING MICROELECTRONIC DEVICES WITH GE-SE-AG LAYERS
89
Patent #:
Issue Dt:
05/22/2007
Application #:
11113818
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
11/17/2005
Title:
TRIMMING FUNCTIONAL PARAMETERS IN INTEGRATED CIRCUITS
90
Patent #:
Issue Dt:
07/25/2006
Application #:
11113833
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
09/01/2005
Title:
POSITION BASED ERASE VERIFICATION LEVELS IN A FLASH MEMORY DEVICE
91
Patent #:
Issue Dt:
11/17/2009
Application #:
11114094
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
10/26/2006
Title:
ROLLING SHUTTER FOR PREVENTION OF BLOOMING
92
Patent #:
Issue Dt:
07/22/2008
Application #:
11114130
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD OF PRODUCING BALANCED DATA OUTPUT
93
Patent #:
Issue Dt:
08/07/2007
Application #:
11114403
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
10/26/2006
Title:
FLASH MEMORY DEVICE HAVING A GRADED COMPOSITION, HIGH DIELECTRIC CONSTANT GATE INSULATOR
94
Patent #:
Issue Dt:
12/02/2008
Application #:
11114589
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
10/26/2006
Title:
ABSORBING BOUNDARY FOR A MULTI-LAYER CIRCUIT BOARD STRUCTURE
95
Patent #:
Issue Dt:
04/15/2008
Application #:
11115833
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
09/22/2005
Title:
SEMICONDUCTOR STRUCTURES
96
Patent #:
Issue Dt:
09/25/2007
Application #:
11115854
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
09/08/2005
Title:
METHODS OF FILLING GAPS USING HIGH DENSITY PLASMA CHEMICAL VAPOR DEPOSITION
97
Patent #:
Issue Dt:
03/25/2008
Application #:
11116181
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
09/01/2005
Title:
LOW CAPACITANCE WIRING LAYOUT
98
Patent #:
Issue Dt:
07/15/2008
Application #:
11116597
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
11/02/2006
Title:
MEMORY BLOCK REALLOCATION IN A FLASH MEMORY DEVICE
99
Patent #:
Issue Dt:
10/09/2007
Application #:
11116630
Filing Dt:
04/26/2005
Publication #:
Pub Dt:
11/09/2006
Title:
SYSTEM AND METHOD FOR CAPTURING DATA SIGNALS USING A DATA STROBE SIGNAL
100
Patent #:
Issue Dt:
02/03/2009
Application #:
11116842
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD OF COMPARISON BETWEEN CACHE AND DATA REGISTER FOR NON-VOLATILE MEMORY
Assignor
1
Exec Dt:
07/31/2019
Assignees
1
8000 S FEDERAL WAY
BOISE, IDAHO 83707
2
8000 S FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/28/2024 11:54 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT