|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14452762
|
Filing Dt:
|
08/06/2014
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE EMPLOYING A DEEP TRENCH CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14454778
|
Filing Dt:
|
08/08/2014
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE(S) WITH EXTENDED SOURCE/DRAIN CHANNEL INTERFACES AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14456199
|
Filing Dt:
|
08/11/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING RAISED SOURCE DRAINS DEVICES WITH REDUCED SILICIDE CONTACT RESISTANCE AND METHODS TO FABRICATE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2017
|
Application #:
|
14457545
|
Filing Dt:
|
08/12/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14457934
|
Filing Dt:
|
08/12/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH NANOWIRES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14458428
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
PASSGATE STRENGTH CALIBRATION TECHNIQUES FOR VOLTAGE REGULATORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14458459
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
11/27/2014
| | | | |
Title:
|
SILICON-ON-INSULATOR (SOI) BODY-CONTACT PASS GATE STRUCTURE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14458941
|
Filing Dt:
|
08/13/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
SEMICONDUCTOR GATE WITH WIDE TOP OR BOTTOM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14459593
|
Filing Dt:
|
08/14/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
COMPOSITE MEMBRANE WITH MULTI-LAYERED ACTIVE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14460921
|
Filing Dt:
|
08/15/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
BULK FINFET WITH CONTROLLED FIN HEIGHT AND HIGH-K LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
14461015
|
Filing Dt:
|
08/15/2014
|
Title:
|
T-SHAPED SINGLE DIFFUSION BARRIER WITH SINGLE MASK APPROACH PROCESS FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14461745
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
DOUBLE SIDEWALL IMAGE TRANSFER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
14461769
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING FINS WITH IN-SITU DOPED, PUNCH-THROUGH STOPPER LAYER AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
14461887
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH COPLANAR RECESSED GATE LAYERS AND FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14462112
|
Filing Dt:
|
08/18/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
Automatically Generating Route Directions Based On Signpost Data
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14463013
|
Filing Dt:
|
08/19/2014
|
Title:
|
METHODS OF FABRICATING FIN STRUCTURES OF UNIFORM HEIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14463801
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
PRECUT METAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14463803
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
Title:
|
SELF-ALIGNED BACK END OF LINE CUT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14464282
|
Filing Dt:
|
08/20/2014
|
Publication #:
|
|
Pub Dt:
|
12/04/2014
| | | | |
Title:
|
EFUSE AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14465248
|
Filing Dt:
|
08/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
TECHNIQUES FOR UPDATING MEMORY OF A CHASSIS MANAGEMENT MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14467564
|
Filing Dt:
|
08/25/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
DOUBLE SOLDER BUMPS ON SUBSTRATES FOR LOW TEMPERATURE FLIP CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14469012
|
Filing Dt:
|
08/26/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
TEMPERATURE INDEPENDENT RESISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14469886
|
Filing Dt:
|
08/27/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHOD AND SYSTEM FOR VIA RETARGETING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
14471038
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHODS OF FORMING ALTERNATIVE CHANNEL MATERIALS ON FINFET SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
14471087
|
Filing Dt:
|
08/28/2014
|
Title:
|
METHODS OF FORMING ISOLATED FINS FOR A FINFET SEMICONDUCTOR DEVICE WITH ALTERNATIVE CHANNEL MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14471620
|
Filing Dt:
|
08/28/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHOD FOR ELECTRONIC CIRCUIT ASSEMBLY ON A PAPER SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14472426
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
METHOD AND SYSTEM FOR ALLOCATING A RESOURCE OF A STORAGE DEVICE TO A STORAGE OPTIMIZATION OPERATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14472905
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/05/2015
| | | | |
Title:
|
Method to Visualize Semantic Data in Contextual Window
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
14473033
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
12/11/2014
| | | | |
Title:
|
REPLACEMENT GATE ELECTRODE WITH A SELF-ALIGNED DIELECTRIC SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
14473937
|
Filing Dt:
|
08/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
METHODS, APPARATUS AND SYSTEM FOR TDDB TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
14474340
|
Filing Dt:
|
09/02/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
ACCESSING LOCAL APPLICATIONS WHEN ROAMING USING A NFC MOBILE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14475776
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
MULTIPLE CORE PROCESSING WITH HIGH THROUGHPUT ATOMIC MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14476073
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2018
|
Application #:
|
14476185
|
Filing Dt:
|
09/03/2014
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
LATERAL PiN DIODES AND SCHOTTKY DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14476879
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
DIRECTED SELF-ASSEMBLY MATERIAL GROWTH MASK FOR FORMING VERTICAL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
14476897
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
ASYMMETRIC STRESSOR DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
14476918
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
DIRECTED SELF-ASSEMBLY MATERIAL ETCH MASK FOR FORMING VERTICAL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
14476976
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
SYMMETRICAL LATERAL BIPOLAR JUNCTION TRANSISTOR AND USE OF SAME IN CHARACTERIZING AND PROTECTING TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14477055
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
MOBILE DEVICE APPLICATION INTERACTION REPUTATION RISK ASSESSMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2019
|
Application #:
|
14477096
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
MULTIPLE DIRECTED SELF-ASSEMBLY MATERIAL MASK PATTERNING FOR FORMING VERTICAL NANOWIRES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14477390
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
METAL GATE FOR ROBUST ESD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14477535
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
WIRING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14478417
|
Filing Dt:
|
09/05/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
APPARATUS FOR INDICATING THE LOCATION OF A SIGNAL EMITTING TAG
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14481146
|
Filing Dt:
|
09/09/2014
|
Publication #:
|
|
Pub Dt:
|
12/25/2014
| | | | |
Title:
|
STRAINED FINFET WITH AN ELECTRICALLY ISOLATED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14481384
|
Filing Dt:
|
09/09/2014
|
Title:
|
SRAM CIRCUIT WITH INCREASED WRITE MARGIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14482529
|
Filing Dt:
|
09/10/2014
|
Publication #:
|
|
Pub Dt:
|
03/10/2016
| | | | |
Title:
|
OPPOSITE POLARITY BORDERLESS REPLACEMENT METAL CONTACT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
14484770
|
Filing Dt:
|
09/12/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE AND ACCORDING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14484916
|
Filing Dt:
|
09/12/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
NANOWIRE STRUCTURE WITH SELECTED STACK REMOVED FOR REDUCED GATE RESISTANCE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14486493
|
Filing Dt:
|
09/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
PROFILE CONTROL IN INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14487213
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
Methods and Structures for Protecting One Area While Processing Another Area on a Chip
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14487250
|
Filing Dt:
|
09/16/2014
|
Publication #:
|
|
Pub Dt:
|
03/17/2016
| | | | |
Title:
|
WAFER WITH IMPROVED PLATING CURRENT DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14488548
|
Filing Dt:
|
09/17/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
Creation and Management of Logical Volume Snapshots Under Hierarchical Storage System
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
14489983
|
Filing Dt:
|
09/18/2014
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
Title:
|
ESTIMATION OF LEVEL-THRESHOLDS FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2016
|
Application #:
|
14490792
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
CONSTRAINED NANOSECOND LASER ANNEAL OF METAL INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14490904
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
TECHNIQUES FOR VALIDATING DISTRIBUTED DENIAL OF SERVICE ATTACKS BASED ON SOCIAL MEDIA CONTENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
14490990
|
Filing Dt:
|
09/19/2014
|
Publication #:
|
|
Pub Dt:
|
01/01/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH LARGE ELECTRODE CONTACT AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2015
|
Application #:
|
14492040
|
Filing Dt:
|
09/21/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
MANAGING TRAFFIC FLOW
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14492175
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
Performance Record Based Motivation of Retail Self Checkout System Gamification
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14492410
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
DOUBLE LAYER INTERLEAVED P-N DIODE MODULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14492582
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
ISOLATION SCHEME FOR BIPOLAR TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
14492622
|
Filing Dt:
|
09/22/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
BI-DIRECTIONAL SILICON CONTROLLED RECTIFIER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14494901
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
04/16/2015
| | | | |
Title:
|
Robust Data Replication
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14495170
|
Filing Dt:
|
09/24/2014
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
METHODS FOR MAKING ROBUST REPLACEMENT METAL GATES AND MULTI-THRESHOLD DEVICES IN A SOFT MASK INTEGRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14496242
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
BIPOLAR JUNCTION TRANSISTOR WITH MULTIPLE EMITTER FINGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14496430
|
Filing Dt:
|
09/25/2014
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
TRENCH ISOLATION FOR BIPOLAR JUNCTION TRANSISTORS IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14497579
|
Filing Dt:
|
09/26/2014
|
Publication #:
|
|
Pub Dt:
|
01/08/2015
| | | | |
Title:
|
PNP BIPOLAR JUNCTION TRANSISTOR FABRICATION USING SELECTIVE EPITAXY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14499136
|
Filing Dt:
|
09/27/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
SIMULTANEOUS RETAIL AND TRANSFER PRICE OPTIMIZATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14499356
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
EPITAXIAL GROWTH OF MATERIAL ON SOURCE/DRAIN REGIONS OF FINFET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14499493
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
UNIFORM JUNCTION FORMATION IN FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14500096
|
Filing Dt:
|
09/29/2014
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
AD HOC LOCALIZATION USING A MOVABLE READER AND MOVABLE ID TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14501191
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
SELECTIVE VOICE TRANSMISSION DURING TELEPHONE CALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2016
|
Application #:
|
14501587
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
CHARGE PUMP GENERATOR WITH DIRECT VOLTAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14501720
|
Filing Dt:
|
09/30/2014
|
Title:
|
SILICON PHOTONICS ALIGNMENT TOLERANT VERTICAL GRATING COUPLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14503362
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
OPERATING SYSTEM VIRTUALIZATION FOR HOST CHANNEL ADAPTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14503587
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/07/2016
| | | | |
Title:
|
TUNNELING FIELD EFFECT TRANSISTOR AND METHODS OF MAKING SUCH A TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
14503878
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
04/09/2015
| | | | |
Title:
|
OBTAINING A GEOGRAPHICAL POSITION OF A MOBILE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14504224
|
Filing Dt:
|
10/01/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
THIN FILM COMPOSITE MEMBRANES EMBEDDED WITH MOLECULAR CAGE COMPOUNDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2015
|
Application #:
|
14504997
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
01/15/2015
| | | | |
Title:
|
GATE STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14505018
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SUSPENDED RING-SHAPED NANOWIRE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14505087
|
Filing Dt:
|
10/02/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
SELF-ALIGNED AIRGAP INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14508644
|
Filing Dt:
|
10/07/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
METAL-INSULATOR-METAL (MIM) CAPACITOR WITH DEEP TRENCH (DT) STRUCTURE AND METHOD IN A SILICON-ON-INSULATOR (SOI)
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
14509242
|
Filing Dt:
|
10/08/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
IMPLEMENTING BROADBAND RESONATOR FOR RESONANT CLOCK DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2015
|
Application #:
|
14510309
|
Filing Dt:
|
10/09/2014
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
Title:
|
MAPPING DENSITY AND TEMPERATURE OF A CHIP, IN SITU
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14511286
|
Filing Dt:
|
10/10/2014
|
Title:
|
METHODS OF FORMING REPLACEMENT GATE STRUCTURES ON TRANSISTOR DEVICES WITH A SHARED GATE STRUCTURE AND THE RESULTING PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14511715
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
DUAL-STRAINED NANOWIRE AND FINFET DEVICES WITH DIELECTRIC ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
14511811
|
Filing Dt:
|
10/10/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
METHOD OF FORMING STEP DOPING CHANNEL PROFILE FOR SUPER STEEP RETROGRADE WELL FIELD EFFECT TRANSISTOR AND RESULTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14512700
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
PROCESS FOR INTEGRATED CIRCUIT FABRICATION INCLUDING A UNIFORM DEPTH TUNGSTEN RECESS TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14512850
|
Filing Dt:
|
10/13/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A LAYER OF A FIRST METAL BETWEEN A DIFFUSION BARRIER LAYER AND A SECOND METAL AND METHOD FOR THE FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
14514289
|
Filing Dt:
|
10/14/2014
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
Title:
|
NOVEL OTPROM FOR POST-PROCESS PROGRAMMING USING SELECTIVE BREAKDOWN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14514422
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE HAVING A METAL GATE RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14514425
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
THROUGH-SILICON VIA WITH SIDEWALL AIR GAP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14514592
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/23/2015
| | | | |
Title:
|
EMPHASIZED SIGNAL POINT ARRANGEMENT OPERATION FOR COMPENSATING DC IMBALANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
14514900
|
Filing Dt:
|
10/15/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
MERGED FIN STRUCTURES FOR FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14515070
|
Filing Dt:
|
10/15/2014
|
Title:
|
METHOD FOR MAKING HIGH VOLTAGE INTEGRATED CIRCUIT DEVICES IN A FIN-TYPE PROCESS AND RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
14515681
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
02/12/2015
| | | | |
Title:
|
PLANAR CAVITY MEMS AND RELATED STRUCTURES, METHODS OF MANUFACTURE AND DESIGN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14515836
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
DUMMY METAL STRUCTURE AND METHOD OF FORMING DUMMY METAL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14515969
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
BOND PAD STRUCTURE FOR LOW TEMPERATURE FLIP CHIP BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14515986
|
Filing Dt:
|
10/16/2014
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE INCLUDING A DIE SEAL LEAKAGE DETECTION MATERIAL, METHOD FOR THE FORMATION THEREOF AND METHOD INCLUDING A TEST OF A SEMICONDUCTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2019
|
Application #:
|
14516744
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
WRAP-AROUND FIN FOR CONTACTING A CAPACITOR STRAP OF A DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14516776
|
Filing Dt:
|
10/17/2014
|
Publication #:
|
|
Pub Dt:
|
02/05/2015
| | | | |
Title:
|
AUDITING VIDEO ANALYTICS THROUGH ESSENCE GENERATION
|
|