USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	047540/0001			Pages:	843
		Recorded:	07/13/2018
Attorney Dkt #:	509265/2155
Conveyance:	SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 16531
Page 60 of 166
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166

Patent #:	7517798	Issue Dt:	04/14/2009	Application #:	11219132	Filing Dt:	09/01/2005
Publication #:	US20070048994	Pub Dt:	03/01/2007
Title:	METHODS FOR FORMING THROUGH-WAFER INTERCONNECTS AND STRUCTURES RESULTING THEREFROM

Patent #:	7274237	Issue Dt:	09/25/2007	Application #:	11219302	Filing Dt:	09/01/2005
Publication #:	US20070086250	Pub Dt:	04/19/2007
Title:	MEASURE CONTROL DELAY AND METHOD HAVING LATCHING CIRCUIT INTEGRAL WITH DELAY CIRCUIT

Patent #:	7557032	Issue Dt:	07/07/2009	Application #:	11219303	Filing Dt:	09/01/2005
Publication #:	US20070049015	Pub Dt:	03/01/2007
Title:	SILICIDED RECESSED SILICON

Patent #:	7416943	Issue Dt:	08/26/2008	Application #:	11219304	Filing Dt:	09/01/2005
Publication #:	US20070048930	Pub Dt:	03/01/2007
Title:	PERIPHERAL GATE STACKS AND RECESSED ARRAY GATES

Patent #:	7776744	Issue Dt:	08/17/2010	Application #:	11219346	Filing Dt:	09/01/2005
Publication #:	US20070049030	Pub Dt:	03/01/2007
Title:	PITCH MULTIPLICATION SPACERS AND METHODS OF FORMING THE SAME

Patent #:	7687342	Issue Dt:	03/30/2010	Application #:	11219349	Filing Dt:	09/01/2005
Publication #:	US20070045712	Pub Dt:	03/01/2007
Title:	METHOD OF MANUFACTURING A MEMORY DEVICE

Patent #:	7523381	Issue Dt:	04/21/2009	Application #:	11219535	Filing Dt:	09/01/2005
Publication #:	US20070061672	Pub Dt:	03/15/2007
Title:	NON-VOLATILE MEMORY WITH ERROR DETECTION

Patent #:	7312857	Issue Dt:	12/25/2007	Application #:	11219540	Filing Dt:	09/01/2005
Publication #:	US20060007425	Pub Dt:	01/12/2006
Title:	METHOD AND SYSTEM FOR MONITORING PLASMA USING OPTICAL EMISSION SPECTROMETRY

Patent #:	7393789	Issue Dt:	07/01/2008	Application #:	11219604	Filing Dt:	09/01/2005
Publication #:	US20070049032	Pub Dt:	03/01/2007
Title:	PROTECTIVE COATING FOR PLANARIZATION

Patent #:	7236016	Issue Dt:	06/26/2007	Application #:	11220202	Filing Dt:	09/06/2005
Publication #:	US20060012404	Pub Dt:	01/19/2006
Title:	LOW VOLTAGE COMPARATOR

Patent #:	7139209	Issue Dt:	11/21/2006	Application #:	11220231	Filing Dt:	09/06/2005
Publication #:	US20060044916	Pub Dt:	03/02/2006
Title:	ZERO-ENABLED FUSE-SET

Patent #:	7226803	Issue Dt:	06/05/2007	Application #:	11220670	Filing Dt:	09/08/2005
Publication #:	US20060008938	Pub Dt:	01/12/2006
Title:	PHOTODIODE WITH ULTRA-SHALLOW JUNCTION FOR HIGH QUANTUM EFFICIENCY CMOS IMAGE SENSOR AND METHOD OF FORMATION

Patent #:	7276387	Issue Dt:	10/02/2007	Application #:	11221521	Filing Dt:	09/07/2005
Publication #:	US20060006519	Pub Dt:	01/12/2006
Title:	CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS

Patent #:	7528477	Issue Dt:	05/05/2009	Application #:	11221539	Filing Dt:	09/07/2005
Publication #:	US20060001142	Pub Dt:	01/05/2006
Title:	CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS

Patent #:	7193312	Issue Dt:	03/20/2007	Application #:	11222365	Filing Dt:	09/07/2005
Publication #:	US20060001143	Pub Dt:	01/05/2006
Title:	CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS

Patent #:	7304375	Issue Dt:	12/04/2007	Application #:	11222462	Filing Dt:	09/07/2005
Publication #:	US20060008946	Pub Dt:	01/12/2006
Title:	CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS

Patent #:	7554071	Issue Dt:	06/30/2009	Application #:	11223045	Filing Dt:	09/12/2005
Publication #:	US20070046799	Pub Dt:	03/01/2007
Title:	METHOD AND APPARATUS PROVIDING PIXEL ARRAY HAVING AUTOMATIC LIGHT CONTROL PIXELS AND IMAGE CAPTURE PIXELS

Patent #:	7187047	Issue Dt:	03/06/2007	Application #:	11225450	Filing Dt:	09/13/2005
Publication #:	US20060006481	Pub Dt:	01/12/2006
Title:	METHOD AND STRUCTURE FOR REDUCING RESISTANCE OF A SEMICONDUCTOR DEVICE FEATURE

Patent #:	7514748	Issue Dt:	04/07/2009	Application #:	11226978	Filing Dt:	09/15/2005
Publication #:	US20060006468	Pub Dt:	01/12/2006
Title:	SEMICONDUCTOR DEVICE

Patent #:	7217661	Issue Dt:	05/15/2007	Application #:	11230773	Filing Dt:	09/20/2005
Publication #:	US20060014386	Pub Dt:	01/19/2006
Title:	SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION

Patent #:	7322511	Issue Dt:	01/29/2008	Application #:	11232202	Filing Dt:	09/21/2005
Publication #:	US20060022017	Pub Dt:	02/02/2006
Title:	APPARATUS AND METHOD FOR PRINTING MICRO METAL STRUCTURES

Patent #:	7483296	Issue Dt:	01/27/2009	Application #:	11233464	Filing Dt:	09/22/2005
Publication #:	US20060062051	Pub Dt:	03/23/2006
Title:	MEMORY DEVICE WITH UNIPOLAR AND BIPOLAR SELECTORS

Patent #:	7262102	Issue Dt:	08/28/2007	Application #:	11233569	Filing Dt:	09/23/2005
Publication #:	US20060019449	Pub Dt:	01/26/2006
Title:	REDUCTION OF FIELD EDGE THINNING IN PERIPHERAL DEVICES

Patent #:	7652669	Issue Dt:	01/26/2010	Application #:	11233714	Filing Dt:	09/23/2005
Publication #:	US20060017736	Pub Dt:	01/26/2006
Title:	ANIMATION PACKAGER FOR AN ON-LINE BOOK

Patent #:	7365028	Issue Dt:	04/29/2008	Application #:	11233967	Filing Dt:	09/23/2005
Publication #:	US20060024881	Pub Dt:	02/02/2006
Title:	METHODS OF FORMING METAL OXIDE AND SEMIMETAL OXIDE

Patent #:	7358185	Issue Dt:	04/15/2008	Application #:	11234000	Filing Dt:	09/23/2005
Publication #:	US20060017163	Pub Dt:	01/26/2006
Title:	DEVICE HAVING CONTACT PAD WITH A CONDUCTIVE LAYER AND A CONDUCTIVE PASSIVATION LAYER

Patent #:	7235480	Issue Dt:	06/26/2007	Application #:	11236115	Filing Dt:	09/26/2005
Publication #:	US20060024933	Pub Dt:	02/02/2006
Title:	SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY AND SEMICONDUCTOR PROCESSING METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY (DRAM) CIRCUITRY

Patent #:	7157757	Issue Dt:	01/02/2007	Application #:	11237396	Filing Dt:	09/28/2005
Publication #:	US20060043503	Pub Dt:	03/02/2006
Title:	SEMICONDUCTOR CONSTRUCTIONS

Patent #:	7242619	Issue Dt:	07/10/2007	Application #:	11238137	Filing Dt:	09/28/2005
Publication #:	US20060077710	Pub Dt:	04/13/2006
Title:	READING CIRCUIT AND METHOD FOR A NONVOLATILE MEMORY DEVICE

Patent #:	7426605	Issue Dt:	09/16/2008	Application #:	11240004	Filing Dt:	09/30/2005
Publication #:	US20070079054	Pub Dt:	04/05/2007
Title:	METHOD AND APPARATUS FOR OPTIMIZING FLASH DEVICE ERASE DISTRIBUTION

Patent #:	7490210	Issue Dt:	02/10/2009	Application #:	11240099	Filing Dt:	09/30/2005
Publication #:	US20060031822	Pub Dt:	02/09/2006
Title:	SYSTEM AND METHOD FOR PROCESSOR WITH PREDICTIVE MEMORY RETRIEVAL ASSIST

Patent #:	7402518	Issue Dt:	07/22/2008	Application #:	11241486	Filing Dt:	09/29/2005
Publication #:	US20060029738	Pub Dt:	02/09/2006
Title:	ATOMIC LAYER DEPOSITION METHODS

Patent #:	7411254	Issue Dt:	08/12/2008	Application #:	11241488	Filing Dt:	09/29/2005
Publication #:	US20060027836	Pub Dt:	02/09/2006
Title:	SEMICONDUCTOR SUBSTRATE

Patent #:	7351659	Issue Dt:	04/01/2008	Application #:	11241517	Filing Dt:	09/30/2005
Publication #:	US20060019457	Pub Dt:	01/26/2006
Title:	METHODS OF FORMING A TRANSISTOR WITH AN INTEGRATED METAL SILICIDE GATE ELECTRODE

Patent #:	7324379	Issue Dt:	01/29/2008	Application #:	11241729	Filing Dt:	09/30/2005
Publication #:	US20060171204	Pub Dt:	08/03/2006
Title:	MEMORY DEVICE AND METHOD FOR OPERATING THE SAME WITH HIGH REJECTION OF THE NOISE ON THE HIGH-VOLTAGE SUPPLY LINE

Patent #:	7479413	Issue Dt:	01/20/2009	Application #:	11242224	Filing Dt:	10/03/2005
Publication #:	US20060030081	Pub Dt:	02/09/2006
Title:	METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE WITH CIRCUIT SIDE POLYMER LAYER

Patent #:	7268059	Issue Dt:	09/11/2007	Application #:	11242557	Filing Dt:	10/03/2005
Publication #:	US20060030073	Pub Dt:	02/09/2006
Title:	METHODS FOR SECURING COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES TO EACH OTHER WITH ADHESIVE MATERIALS THAT INCLUDE PRESSURE-SENSITIVE AND CURABLE COMPONENTS

Patent #:	7479459	Issue Dt:	01/20/2009	Application #:	11242905	Filing Dt:	10/05/2005
Publication #:	US20060076315	Pub Dt:	04/13/2006
Title:	SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE MANUFACTURING APPARATUS

Patent #:	7317322	Issue Dt:	01/08/2008	Application #:	11243702	Filing Dt:	10/05/2005
Publication #:	US20060028222	Pub Dt:	02/09/2006
Title:	INTERCONNECT FOR BUMPED SEMICONDUCTOR COMPONENTS

Patent #:	7190736	Issue Dt:	03/13/2007	Application #:	11243825	Filing Dt:	10/05/2005
Publication #:	US20060029161	Pub Dt:	02/09/2006
Title:	TECHNIQUE TO SIMULTANEOUSLY DISTRIBUTE CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS, INTERPOSERS, AND CIRCUIT BOARDS

Patent #:	8461685	Issue Dt:	06/11/2013	Application #:	11243925	Filing Dt:	10/04/2005
Publication #:	US20060030077	Pub Dt:	02/09/2006
Title:	SUBSTRATE COMPRISING A PLURALITY OF INTEGRATED CIRCUITRY DIE, AND A SUBSTRATE

Patent #:	7582562	Issue Dt:	09/01/2009	Application #:	11244859	Filing Dt:	10/06/2005
Publication #:	US20070082468	Pub Dt:	04/12/2007
Title:	ATOMIC LAYER DEPOSITION METHODS

Patent #:	7151690	Issue Dt:	12/19/2006	Application #:	11245765	Filing Dt:	10/07/2005
Publication #:	US20060028859	Pub Dt:	02/09/2006
Title:	6F2 3-TRANSISTOR DRAM GAIN CELL

Patent #:	7180386	Issue Dt:	02/20/2007	Application #:	11246469	Filing Dt:	10/07/2005
Publication #:	US20060028287	Pub Dt:	02/09/2006
Title:	VARIABLE RESISTANCE CIRCUIT

Patent #:	7156362	Issue Dt:	01/02/2007	Application #:	11246515	Filing Dt:	10/07/2005
Publication #:	US20060027728	Pub Dt:	02/09/2006
Title:	METHOD AND APPARATUS FOR FORMING METAL CONTACTS ON A SUBSTRATE

Patent #:	7078267	Issue Dt:	07/18/2006	Application #:	11246755	Filing Dt:	10/07/2005
Publication #:	US20060030078	Pub Dt:	02/09/2006
Title:	METHODS OF FABRICATING INTEGRATED CIRCUITRY

Patent #:	7202129	Issue Dt:	04/10/2007	Application #:	11247043	Filing Dt:	10/11/2005
Publication #:	US20060030146	Pub Dt:	02/09/2006
Title:	SOURCE LINES FOR NAND MEMORY DEVICES

Patent #:	7105921	Issue Dt:	09/12/2006	Application #:	11247495	Filing Dt:	10/10/2005
Publication #:	US20060027911	Pub Dt:	02/09/2006
Title:	Semiconductor assemblies having electrophoretically insulated vias

Patent #:	7476939	Issue Dt:	01/13/2009	Application #:	11247727	Filing Dt:	10/11/2005
Publication #:	US20060091462	Pub Dt:	05/04/2006
Title:	MEMORY CELL HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR AND PROGRAMMING TECHNIQUE THEREFOR

Patent #:	7251164	Issue Dt:	07/31/2007	Application #:	11247774	Filing Dt:	10/11/2005
Publication #:	US20060098481	Pub Dt:	05/11/2006
Title:	CIRCUITRY FOR AND METHOD OF IMPROVING STATISTICAL DISTRIBUTION OF INTEGRATED CIRCUITS

Patent #:	7121921	Issue Dt:	10/17/2006	Application #:	11248106	Filing Dt:	10/11/2005
Publication #:	US20060030240	Pub Dt:	02/09/2006
Title:	METHODS FOR PLANARIZING MICROELECTRONIC WORKPIECES

Patent #:	7294921	Issue Dt:	11/13/2007	Application #:	11248144	Filing Dt:	10/13/2005
Publication #:	US20060038279	Pub Dt:	02/23/2006
Title:	SYSTEM-ON-A-CHIP WITH MULTI-LAYERED METALLIZED THROUGH-HOLE INTERCONNECTION

Patent #:	7329949	Issue Dt:	02/12/2008	Application #:	11248384	Filing Dt:	10/11/2005
Publication #:	US20060030150	Pub Dt:	02/09/2006
Title:	PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES

Patent #:	7368812	Issue Dt:	05/06/2008	Application #:	11249540	Filing Dt:	10/13/2005
Publication #:	US20060043477	Pub Dt:	03/02/2006
Title:	INTERPOSERS FOR CHIP-SCALE PACKAGES AND INTERMEDIATES THEREOF

Patent #:	7196943	Issue Dt:	03/27/2007	Application #:	11249763	Filing Dt:	10/13/2005
Publication #:	US20060083077	Pub Dt:	04/20/2006
Title:	MEMORY DEVICE

Patent #:	7352645	Issue Dt:	04/01/2008	Application #:	11250176	Filing Dt:	10/13/2005
Publication #:	US20060083078	Pub Dt:	04/20/2006
Title:	MEMORY DEVICE

Patent #:	7227809	Issue Dt:	06/05/2007	Application #:	11250600	Filing Dt:	10/14/2005
Publication #:	US20070086267	Pub Dt:	04/19/2007
Title:	CLOCK GENERATOR HAVING A DELAY LOCKED LOOP AND DUTY CYCLE CORRECTION CIRCUIT IN A PARALLEL CONFIGURATION

Patent #:	7233047	Issue Dt:	06/19/2007	Application #:	11251985	Filing Dt:	10/17/2005
Publication #:	US20060033125	Pub Dt:	02/16/2006
Title:	TRANSISTOR WITH NITROGEN-HARDENED GATE OXIDE

Patent #:	7203093	Issue Dt:	04/10/2007	Application #:	11253390	Filing Dt:	10/19/2005
Publication #:	US20060034119	Pub Dt:	02/16/2006
Title:	METHOD AND APPARATUS FOR READING NAND FLASH MEMORY ARRAY

Patent #:	7276752	Issue Dt:	10/02/2007	Application #:	11255613	Filing Dt:	10/21/2005
Publication #:	US20060040455	Pub Dt:	02/23/2006
Title:	METHODS OF FORMING INTEGRATED CIRCUITS, AND DRAM CIRCUITRY MEMORY CELLS

Patent #:	7145800	Issue Dt:	12/05/2006	Application #:	11255646	Filing Dt:	10/21/2005
Publication #:	US20060034126	Pub Dt:	02/16/2006
Title:	PRECONDITIONING OF DEFECTIVE AND REDUNDANT COLUMNS IN A MEMORY DEVICE

Patent #:	7332395	Issue Dt:	02/19/2008	Application #:	11255972	Filing Dt:	10/24/2005
Publication #:	US20060099768	Pub Dt:	05/11/2006
Title:	METHOD OF MANUFACTURING A CAPACITOR

Patent #:	7276416	Issue Dt:	10/02/2007	Application #:	11256424	Filing Dt:	10/20/2005
Publication #:	US20060046395	Pub Dt:	03/02/2006
Title:	METHOD OF FORMING A VERTICAL TRANSISTOR

Patent #:	7517758	Issue Dt:	04/14/2009	Application #:	11256430	Filing Dt:	10/20/2005
Publication #:	US20060046394	Pub Dt:	03/02/2006
Title:	METHOD OF FORMING A VERTICAL TRANSISTOR

Patent #:	7736969	Issue Dt:	06/15/2010	Application #:	11257157	Filing Dt:	10/25/2005
Publication #:	US20060038205	Pub Dt:	02/23/2006
Title:	DRAM LAYOUT WITH VERTICAL FETS AND METHOD OF FORMATION

Patent #:	7306991	Issue Dt:	12/11/2007	Application #:	11257636	Filing Dt:	10/25/2005
Publication #:	US20060043466	Pub Dt:	03/02/2006
Title:	STEPPED GATE CONFIGURATION FOR NON-VOLATILE MEMORY

Patent #:	7265016	Issue Dt:	09/04/2007	Application #:	11257637	Filing Dt:	10/25/2005
Publication #:	US20060043467	Pub Dt:	03/02/2006
Title:	STEPPED GATE CONFIGURATION FOR NON-VOLATILE MEMORY

Patent #:	8029858	Issue Dt:	10/04/2011	Application #:	11257946	Filing Dt:	10/24/2005
Publication #:	US20060040056	Pub Dt:	02/23/2006
Title:	METHODS OF FORMING MATERIAL ON A SUBSTRATE, AND A METHOD OF FORMING A FIELD EFFECT TRANSISTOR GATE OXIDE ON A SUBSTRATE

Patent #:	7456467	Issue Dt:	11/25/2008	Application #:	11258675	Filing Dt:	10/25/2005
Publication #:	US20060043461	Pub Dt:	03/02/2006
Title:	PROCESS FOR MANUFACTURING A BYTE SELECTION TRANSISTOR FOR A MATRIX OF NON VOLATILE MEMORY CELLS AND CORRESPONDING STRUCTURE

Patent #:	7294527	Issue Dt:	11/13/2007	Application #:	11258921	Filing Dt:	10/27/2005
Publication #:	US20060046444	Pub Dt:	03/02/2006
Title:	METHOD OF FORMING A MEMORY CELL

Patent #:	7772635	Issue Dt:	08/10/2010	Application #:	11260339	Filing Dt:	10/27/2005
Publication #:	US20070096193	Pub Dt:	05/03/2007
Title:	NON-VOLATILE MEMORY DEVICE WITH TENSILE STRAINED SILICON LAYER

Patent #:	7391648	Issue Dt:	06/24/2008	Application #:	11260597	Filing Dt:	10/27/2005
Publication #:	US20060077739	Pub Dt:	04/13/2006
Title:	LOW VOLTAGE SENSE AMPLIFIER FOR OPERATION UNDER A REDUCED BIT LINE BIAS VOLTAGE

Patent #:	8423701	Issue Dt:	04/16/2013	Application #:	11261131	Filing Dt:	10/28/2005
Publication #:	US20060095650	Pub Dt:	05/04/2006
Title:	Flash memory device with a low pin count (LPC) communication interface

Patent #:	7317637	Issue Dt:	01/08/2008	Application #:	11261903	Filing Dt:	10/27/2005
Publication #:	US20060120161	Pub Dt:	06/08/2006
Title:	PROGRAMMING METHOD OF MULTILEVEL MEMORIES AND CORRESPONDING CIRCUIT

Patent #:	7379382	Issue Dt:	05/27/2008	Application #:	11262275	Filing Dt:	10/28/2005
Publication #:	US20070097778	Pub Dt:	05/03/2007
Title:	SYSTEM AND METHOD FOR CONTROLLING TIMING OF OUTPUT SIGNALS

Patent #:	7655973	Issue Dt:	02/02/2010	Application #:	11263254	Filing Dt:	10/31/2005
Publication #:	US20070096203	Pub Dt:	05/03/2007
Title:	RECESSED CHANNEL NEGATIVE DIFFERENTIAL RESISTANCE-BASED MEMORY CELL

Patent #:	7396702	Issue Dt:	07/08/2008	Application #:	11263398	Filing Dt:	10/31/2005
Publication #:	US20060051953	Pub Dt:	03/09/2006
Title:	MODULE ASSEMBLY AND METHOD FOR STACKED BGA PACKAGES

Patent #:	7400032	Issue Dt:	07/15/2008	Application #:	11263426	Filing Dt:	10/31/2005
Publication #:	US20060049504	Pub Dt:	03/09/2006
Title:	MODULE ASSEMBLY FOR STACKED BGA PACKAGES

Patent #:	7408255	Issue Dt:	08/05/2008	Application #:	11263509	Filing Dt:	10/31/2005
Publication #:	US20060060957	Pub Dt:	03/23/2006
Title:	ASSEMBLY FOR STACKED BGA PACKAGES

Patent #:	7696101	Issue Dt:	04/13/2010	Application #:	11263885	Filing Dt:	11/01/2005
Publication #:	US20070099431	Pub Dt:	05/03/2007
Title:	PROCESS FOR INCREASING FEATURE DENSITY DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE

Patent #:	7541607	Issue Dt:	06/02/2009	Application #:	11264091	Filing Dt:	11/02/2005
Publication #:	US20070097737	Pub Dt:	05/03/2007
Title:	ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME

Patent #:	7274609	Issue Dt:	09/25/2007	Application #:	11264120	Filing Dt:	11/01/2005
Publication #:	US20060050579	Pub Dt:	03/09/2006
Title:	HIGH SPEED REDUNDANT DATA SENSING METHOD AND APPARATUS

Patent #:	7589364	Issue Dt:	09/15/2009	Application #:	11264129	Filing Dt:	11/02/2005
Publication #:	US20070096074	Pub Dt:	05/03/2007
Title:	ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME

Patent #:	7572670	Issue Dt:	08/11/2009	Application #:	11264965	Filing Dt:	11/02/2005
Publication #:	US20060055033	Pub Dt:	03/16/2006
Title:	METHODS OF FORMING SEMICONDUCTOR PACKAGES

Patent #:	7262499	Issue Dt:	08/28/2007	Application #:	11264972	Filing Dt:	11/02/2005
Publication #:	US20060055052	Pub Dt:	03/16/2006
Title:	SEMICONDUCTOR PACKAGES

Patent #:	7671356	Issue Dt:	03/02/2010	Application #:	11265275	Filing Dt:	11/03/2005
Publication #:	US20070097738	Pub Dt:	05/03/2007
Title:	ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME

Patent #:	7268013	Issue Dt:	09/11/2007	Application #:	11265350	Filing Dt:	11/02/2005
Publication #:	US20060055040	Pub Dt:	03/16/2006
Title:	A METHOD OF FABRICATING A SEMICONDUCTOR DIE PACKAGE HAVING IMPROVED INDUCTANCE CHARACTERISTICS

Patent #:	7282387	Issue Dt:	10/16/2007	Application #:	11265449	Filing Dt:	11/02/2005
Publication #:	US20060086931	Pub Dt:	04/27/2006
Title:	ELECTRO- AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES

Patent #:	7264988	Issue Dt:	09/04/2007	Application #:	11265750	Filing Dt:	11/02/2005
Publication #:	US20060068543	Pub Dt:	03/30/2006
Title:	ELECTRO-AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES

Patent #:	7512019	Issue Dt:	03/31/2009	Application #:	11266622	Filing Dt:	11/02/2005
Publication #:	US20070097752	Pub Dt:	05/03/2007
Title:	HIGH SPEED DIGITAL SIGNAL INPUT BUFFER AND METHOD USING PULSED POSITIVE FEEDBACK

Patent #:	7105437	Issue Dt:	09/12/2006	Application #:	11266837	Filing Dt:	11/04/2005
Publication #:	US20060063377	Pub Dt:	03/23/2006
Title:	METHODS FOR CREATING ELECTROPHORETICALLY INSULATED VIAS IN SEMICONDUCTIVE SUBSTRATES

Patent #:	7521354	Issue Dt:	04/21/2009	Application #:	11266914	Filing Dt:	11/04/2005
Publication #:	US20060068584	Pub Dt:	03/30/2006
Title:	LOW K INTERLEVEL DIELECTRIC LAYER FABRICATION METHODS

Patent #:	7186576	Issue Dt:	03/06/2007	Application #:	11266972	Filing Dt:	11/04/2005
Publication #:	US20060063283	Pub Dt:	03/23/2006
Title:	STACKED DIE MODULE AND TECHNIQUES FOR FORMING A STACKED DIE MODULE

Patent #:	7235837	Issue Dt:	06/26/2007	Application #:	11267009	Filing Dt:	11/04/2005
Publication #:	US20060054956	Pub Dt:	03/16/2006
Title:	TECHNIQUE TO CONTROL TUNNELING CURRENTS IN DRAM CAPACITORS, CELLS, AND DEVICES

Patent #:	7459773	Issue Dt:	12/02/2008	Application #:	11268095	Filing Dt:	11/07/2005
Publication #:	US20060055020	Pub Dt:	03/16/2006
Title:	STACKABLE BALL GRID ARRAY

Patent #:	7727785	Issue Dt:	06/01/2010	Application #:	11269069	Filing Dt:	11/07/2005
Publication #:	US20060051938	Pub Dt:	03/09/2006
Title:	WAFER BACK SIDE COATING TO BALANCE STRESS FROM PASSIVATION LAYER ON FRONT OF WAFER AND BE USED AS DIE ATTACH ADHESIVE

Patent #:	7447973	Issue Dt:	11/04/2008	Application #:	11269247	Filing Dt:	11/07/2005
Publication #:	US20060056259	Pub Dt:	03/16/2006
Title:	MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES

Patent #:	7428687	Issue Dt:	09/23/2008	Application #:	11269248	Filing Dt:	11/07/2005
Publication #:	US20060069856	Pub Dt:	03/30/2006
Title:	MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES

Patent #:	7447974	Issue Dt:	11/04/2008	Application #:	11269403	Filing Dt:	11/07/2005
Publication #:	US20060056260	Pub Dt:	03/16/2006
Title:	MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES

100

Patent #:	7532060	Issue Dt:	05/12/2009	Application #:	11270308	Filing Dt:	11/09/2005
Publication #:	US20060120157	Pub Dt:	06/08/2006
Title:	CHARGE-PUMP DEVICE WITH INCREASED CURRENT OUTPUT

Assignors

MICRON TECHNOLOGY, INC.

Exec Dt:

07/03/2018

MICRON SEMICONDUCTOR PRODUCTS, INC.

Exec Dt:

07/03/2018

Assignee

JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT

10 S. DEARBORN

7TH FLOOR

CHICAGO, ILLINOIS 60603

Correspondence name and address
	MARCELA ROBLEDO
	2475 HANOVER STREET
	PALO ALTO, CA 94304

Search Results as of: 05/31/2024 03:25 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6