|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10207526
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
METHOD, CIRCUIT AND SYSTEM FOR DETERMINING BURN-IN RELIABILITY FROM WAFER LEVEL BURN-IN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10207572
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
LEAD-OVER-CHIP LEADFRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10208063
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SCHEME FOR DELAY LOCKED LOOP RESET PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10208154
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
CAPACITOR DIELECTRIC HAVING PEROVSKITE- TYPE CRYSTALLINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10208335
|
Filing Dt:
|
07/30/2002
|
Title:
|
METHOD FOR ALIGNING AND CONNECTING SEMICONDUCTOR COMPONENTS TO SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10208987
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR STRUCTURE HAVING STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
10209269
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY MEMORY DEVICES, METHODS OF FORMING CAPACITOR CONTAINERS, METHODS OF MAKING ELECTRICAL CONNECTION TO CIRCUIT NODES AND RELATED INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10209504
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
SELECTIVE POLYSILICON STUD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10209581
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
ATOMIC LAYER DEPOSITED NANOLAMINATES OF HFO2/ZRO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
10209753
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
BALL GRID ARRAY PACKAGES WITH THERMALLY CONDUCTIVE CONTAINERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10209820
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
METHOD OF FORMING INTEGRATED CIRCUITRY, METHOD OF FORMING A CAPACITOR, METHOD OF FORMING DRAM INTEGRATED CIRCUITRY, INTEGRATED CIRCUITRY AND DRAM INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10209823
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SEMICONDUCTOR DICE HAVING BACKSIDE REDISTRIBUTION LAYER ACCESSED USING THROUGH-SILICON VIAS, METHODS OF FABRICATION AND ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10209865
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD OF FORMING TRENCH ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10210423
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHODS OF FABRICATING CARRIER SUBSTRATES AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10210579
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
PROVIDING A REGISTER FILE MEMORY WITH LOCAL ADDRESSING IN A SIMD PARALLEL PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
10210633
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
FILM ON A SURFACE OF A MOLD USED DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10210926
|
Filing Dt:
|
08/02/2002
|
Title:
|
ELECTRONIC ASSEMBLIES CONTAINING BOW RESISTANT SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10211021
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
STACKED SEMICONDUCTOR PACKAGE AND METHOD PRODUCING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10211036
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTICALLY INTERCONNECTING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10211465
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
DYNAMIC POWER LEVEL CONTROL BASED ON A BOARD LATCH STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10211476
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
EDGE INTENSIVE ANTIFUSE DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10211924
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
COMPUTER INCLUDING INSTALLABLE AND REMOVABLE CARDS, OPTICAL INTERCONNECTION BETWEEN CARDS, AND METHOD OF ASSEMBLING A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10212518
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
GLOBAL COLUMN SELECT STRUCTURE FOR ACCESSING A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10212544
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
MEMORY CELL WITH SELECTIVE DEPOSITION OF REFRACTORY METALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10212561
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SILICON RICH BARRIER LAYERS FOR INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10212625
|
Filing Dt:
|
08/01/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SOI CMOS DEVICE WITH REDUCED DIBL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10212630
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
REFRESHING MEMORY CELLS OF A PHASE CHANGE MATERIAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10212892
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD FOR STABILIZING HIGH PRESSURE OXIDATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10212893
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
APPARATUS FOR FILLING A GAP BETWEEN SPACED LAYERS OF A SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
10212903
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR MARGIN TESTING A SEMICONDUCTOR MEMORY BY APPLYING A STRESSING VOLTAGE SIMULTANEOUSLY TO COMPLEMENTARY AND TRUE DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
10212937
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
NUCLEATION FOR IMPROVED FLASH ERASE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10213038
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
MEMORY HUB AND ACCESS METHOD HAVING INTERNAL ROW CACHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10213086
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHOD TO REMOVE AN OXIDE SEAM ALONG GATE STACK EDGE, WHEN NITRIDE SPACE FORMATION BEGINS WITH AN OXIDE LINER SURROUNDING GATE STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10213121
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10213128
|
Filing Dt:
|
08/05/2002
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
UTILIZE ULTRASONIC ENERGY TO REDUCE THE INITIAL CONTACT FORCES IN KNOWN-GOOD-DIE OR PERMANENT CONTACT SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10213160
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHODS OF ATTACHING A SEMICONDUCTOR CHIP TO A LEADFRAME WITH A FOOTPRINT OF ABOUT THE SAME SIZE AS THE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10213295
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD FOR PROVIDING AN ALIGNMENT DIFFRACTION GRATING FOR PHOTOLITHOGRAPHIC ALIGNMENT DURING SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10213306
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD OF USING TANTALUM-ALUMINUM-NITROGEN MATERIAL AS DIFFUSION BARRIER AND ADHESION LAYER IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10213623
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHODS OF FORMING PATTERNED RETICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10214167
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
STACKED COLUMNAR RESISTIVE MEMORY STRUCTURE AND ITS METHOD OF FORMATION AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10214169
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10214630
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
PRACTICAL CODING AND METRIC CALCULATION FOR THE LATTICE INTERFERED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10214805
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
MAGNETORESISTIVE MEMORY AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10215214
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
PHOTOLITHOGRAPHIC TECHNIQUES FOR PRODUCING ANGLED LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10215215
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHODS AND COMPOSITIONS FOR REMOVING GROUP VIII METAL-CONTAINING MATERIALS FROM SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
10215462
|
Filing Dt:
|
08/09/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
LOW LEAKAGE MIM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10215505
|
Filing Dt:
|
08/09/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR MULTIPLE BIT OPTICAL DATA TRANSMISSION IN MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10215513
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD OF FORMING A ROUGH (HIGH SURFACE AREA) ELECTRODE FROM TI AND TIN CAPACITORS AND SEMICONDUCTOR DEVICES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10215519
|
Filing Dt:
|
08/09/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHODS FOR FORMING DUAL GATE OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
10215549
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
EXECUTING APPLICATIONS FROM A SEMICONDUCTOR NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10215571
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
COUPLING SPACED BOND PADS TO A CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10215732
|
Filing Dt:
|
08/09/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
MULTI-FUNCTIONAL SOLDER AND ARTICLES MADE THEREWITH, SUCH AS MICROELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10215898
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHOD OF FORMING A MEMORY TRANSISTOR COMPRISING A SCHOTTKY CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10215915
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
CONDUCTIVE STRUCTURE FOR MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SUCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10215991
|
Filing Dt:
|
08/09/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
PROCESS FOR THE FORMATION OF RUSIXOY-CONTAINING BARRIER LAYERS FOR HIGH-K DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10216080
|
Filing Dt:
|
08/07/2002
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
MEMORY DEVICE WITH MULTI-LEVEL STORAGE CELLS AND APPARATUSES, SYSTEMS AND METHODS INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10216439
|
Filing Dt:
|
08/12/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHOD AND APPARATUS USING PARASITIC CAPACITANCE FOR SYNCHRONIZING SIGNALS A DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10216580
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
ELECTRONIC DEVICES INCORPORATING ELECTRICAL INTERCONNECTIONS WITH IMPROVED RELIABILITY AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10216698
|
Filing Dt:
|
08/08/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
METHODS AND APPARATUS FOR SIGNAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10216804
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
CAPACITOR LAYOUT TECHNIQUE FOR REDUCTION OF FIXED PATTERN NOISE IN A CMOS SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10216990
|
Filing Dt:
|
08/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
ROW DECODED BIASING OF SENSE AMPLIFIER FOR IMPROVED ONE'S MARGIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
10217562
|
Filing Dt:
|
08/12/2002
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHODS OF FORMING A FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10217600
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
CLOSED FLUX MAGNETIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10217618
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
SEMICONDUCTOR MANUFACTURING SYSTEM FOR FORMING METALLIZATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10217644
|
Filing Dt:
|
08/14/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
DATA PACKET HEADER CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10217665
|
Filing Dt:
|
08/12/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
APPARATUS AND METHODS FOR REGULATED VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10217667
|
Filing Dt:
|
08/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR REMOVING ENCAPSULATING MATERIAL FROM A PACKAGED MICROELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10217719
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SELF-ALIGNED PECVD ETCH MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10218047
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHODS FOR FORMING OPENINGS IN DOPED SILICON DIOXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10218258
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
GATE COUPLED VOLTAGE SUPPORT FOR AN OUTPUT DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10218268
|
Filing Dt:
|
08/13/2002
|
Title:
|
SELECTIVE PASSIVATION OF EXPOSED SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10218273
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD FOR USING THIN SPACERS AND OXIDATION IN GATE OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10218275
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
MULTI CHIP SEMICONDUCTOR PACKAGE AND METHOD OF CONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10218278
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING BUMPED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10218281
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
METHOD FOR FILLING A GAP BETWEEN SPACED LAYERS OF A SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10218379
|
Filing Dt:
|
08/13/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING BUMPED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10218511
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
CLOCKED PASS TRANSISTOR AND COMPLEMENTARY PASS TRANSISTOR LOGIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10218586
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
PROGRAMMABLE EMBEDDED DRAM CURRENT MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10218677
|
Filing Dt:
|
08/14/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
FAST SENSING SCHEME FOR FLOATING-GATE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10219118
|
Filing Dt:
|
08/14/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
IC PACKAGE WITH DUAL HEAT SPREADERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10219543
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
CMOS IMAGER DECODER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10219604
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
SEMICONDUCTOR DICE PACKAGES EMPLOYING AT LEAST ONE REDISTRIBUTION LAYER AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10219721
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
ELECTRONIC DEVICE WITH LOCALLY REDUCED EFFECTS ON ANALOG SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10219870
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
LANTHANIDE DOPED TIOX DIELECTRIC FILMS BY PLASMA OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10219878
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
LANTHANIDE DOPED TIOX DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
10222067
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
TRANSVERSE HYBRID LOC PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10222103
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
COMPRESSION LAYER ON THE LEADFRAME TO REDUCE STRESS DEFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10222113
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
APPARATUS FOR DISABLING AND RE-ENABLING ACCESS TO IC TEST FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10222238
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHODS AND SYSTEMS FOR PLANARIZING MICROELECTRONIC DEVICES WITH GE-SE-AG LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10222290
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
GAS DELIVERY SYSTEM FOR PULSED-TYPE DEPOSITION PROCESSES USED IN THE MANUFACTURING OF MICRO-DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10222305
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10222326
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHODS OF FORMING A FIELD EFFECT TRANSISTOR HAVING SOURCE/DRAIN MATERIAL OVER INSULATIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10222330
|
Filing Dt:
|
08/15/2002
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
METHODS OF FORMING CAPACITOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10222456
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
LATENCY REDUCTION USING NEGATIVE CLOCK EDGE AND READ FLAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10222827
|
Filing Dt:
|
08/19/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
CMOS IMAGER HAVING ON-CHIP ROM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10222997
|
Filing Dt:
|
08/19/2002
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
METHOD OF FORMING VERTICAL SUB-MICRON CMOS TRANSISTORS ON (110), (111), (311), (511), AND HIGHER ORDER SURFACES OF BULK, SOI AND THIN FILM STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10223257
|
Filing Dt:
|
08/15/2002
|
Title:
|
DIFFERENTIAL BUFFER HAVING BIAS CURRENT GATED BY ASSOCIATED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10223315
|
Filing Dt:
|
08/19/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
ACTIVATION OF OXIDES FOR ELECTROLESS PLATING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10223425
|
Filing Dt:
|
08/19/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION SYSTEMS INCLUDING METAL COMPLEXES WITH CHELATING O- AND/OR N-DONOR LIGANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10223869
|
Filing Dt:
|
08/20/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
VOLTAGE CONTROLLED OSCILLATORS
|
|