skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:038669/0001   Pages: 961
Recorded: 05/12/2016
Attorney Dkt #:4816.228
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/04/2004
Application #:
10285462
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
04/10/2003
Title:
INTEGRATED CIRCUIT DEVICE AND FABRICATION USING METAL-DOPED CHALCOGENIDE MATERIALS
2
Patent #:
Issue Dt:
10/05/2004
Application #:
10285463
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
04/10/2003
Title:
INTEGRATED CIRCUIT DEVICE AND FABRICATION USING METAL-DOPED CHALCOGENIDE MATERIALS
3
Patent #:
Issue Dt:
02/17/2004
Application #:
10285488
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
03/20/2003
Title:
METHOD OF IMPROVING STATIC REFRESH
4
Patent #:
Issue Dt:
09/02/2003
Application #:
10285551
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
03/20/2003
Title:
REGULATOR CIRCUIT FOR INDEPENDENT ADJUSTMENT OF PUMPS IN MULTIPLE MODES OF OPERATION
5
Patent #:
Issue Dt:
12/16/2003
Application #:
10285554
Filing Dt:
11/01/2002
Publication #:
Pub Dt:
03/20/2003
Title:
MAGNETIC SHIELDING FOR INTEGRATED CIRCUITS
6
Patent #:
Issue Dt:
03/28/2006
Application #:
10285881
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
06/12/2003
Title:
SOLDER RESIST OPENING TO DEFINE A COMBINATION PIN ONE INDICATOR AND FIDUCIAL
7
Patent #:
Issue Dt:
01/11/2005
Application #:
10286064
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
03/27/2003
Title:
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
8
Patent #:
Issue Dt:
12/12/2006
Application #:
10286181
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
06/19/2003
Title:
METHOD OF FABRICATING A CARRIER SUBSTRATE BY USING A SOLDER RESIST OPENING AS A COMBINATION PIN ONE INDICATOR AND FIDUCIAL
9
Patent #:
Issue Dt:
11/23/2004
Application #:
10287203
Filing Dt:
11/04/2002
Publication #:
Pub Dt:
04/24/2003
Title:
BORON-DOPED TITANIUM NITRIDE LAYER FOR HIGH ASPECT RATIO SEMICONDUCTOR DEVICES
10
Patent #:
Issue Dt:
09/14/2004
Application #:
10287569
Filing Dt:
11/04/2002
Publication #:
Pub Dt:
04/24/2003
Title:
DIFFUSION BARRIER LAYER FOR SEMICONDUCTOR WAFER FABRICATION
11
Patent #:
Issue Dt:
03/10/2009
Application #:
10288021
Filing Dt:
11/04/2002
Publication #:
Pub Dt:
05/06/2004
Title:
PHOTOACTIVE ADHESION PROMOTER
12
Patent #:
Issue Dt:
09/28/2004
Application #:
10288180
Filing Dt:
11/05/2002
Publication #:
Pub Dt:
05/06/2004
Title:
THIN STACKED BALL-GRID ARRAY PACKAGE
13
Patent #:
Issue Dt:
07/17/2007
Application #:
10289081
Filing Dt:
11/05/2002
Publication #:
Pub Dt:
05/06/2004
Title:
PORTABLE COMPUTING DEVICE ADAPTED TO UPDATE DISPLAY INFORMATION WHILE IN A LOW POWER MODE
14
Patent #:
Issue Dt:
06/13/2006
Application #:
10289549
Filing Dt:
11/06/2002
Publication #:
Pub Dt:
04/03/2003
Title:
HIGH-DENSITY MODULARITY FOR ICS
15
Patent #:
Issue Dt:
01/09/2007
Application #:
10289550
Filing Dt:
11/06/2002
Publication #:
Pub Dt:
07/10/2003
Title:
ALUMINUM-CONTAINING FILM DERIVED FROM USING HYDROGEN AND OXYGEN GAS IN SPUTTER DEPOSITION
16
Patent #:
Issue Dt:
05/25/2004
Application #:
10289916
Filing Dt:
11/06/2002
Publication #:
Pub Dt:
04/17/2003
Title:
METHODS OF FORMING DRAM ASSEMBLIES, TRANSISTOR DEVICES, AND OPENINGS IN SUBSTRATES
17
Patent #:
Issue Dt:
12/07/2004
Application #:
10289957
Filing Dt:
11/06/2002
Publication #:
Pub Dt:
06/05/2003
Title:
METHOD FOR APPLYING UNIFORM PRESSURIZED FILM ACROSS WAFER
18
Patent #:
Issue Dt:
11/09/2004
Application #:
10290030
Filing Dt:
11/07/2002
Publication #:
Pub Dt:
06/12/2003
Title:
LOW POWER CHARGE PUMP CIRCUIT
19
Patent #:
Issue Dt:
05/17/2005
Application #:
10290741
Filing Dt:
11/07/2002
Publication #:
Pub Dt:
06/12/2003
Title:
TAPE UNDER FRAME FOR LEAD FRAME IC PACKAGE ASSEMBLY
20
Patent #:
Issue Dt:
05/25/2004
Application #:
10290958
Filing Dt:
11/07/2002
Publication #:
Pub Dt:
02/05/2004
Title:
METHOD FOR FORMING AN ANTIFUSE
21
Patent #:
Issue Dt:
07/26/2005
Application #:
10291048
Filing Dt:
11/07/2002
Publication #:
Pub Dt:
06/05/2003
Title:
TAPE UNDER FRAME FOR LEAD FRAME IC PACKAGE ASSEMBLY
22
Patent #:
Issue Dt:
05/03/2005
Application #:
10291772
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
05/13/2004
Title:
ISOLATION TECHNIQUES FOR REDUCING DARK CURRENT IN CMOS IMAGE SENSORS
23
Patent #:
Issue Dt:
10/12/2004
Application #:
10292080
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
05/13/2004
Title:
6F2 3-TRANSISTOR DRAM GAIN CELL
24
Patent #:
Issue Dt:
09/06/2005
Application #:
10292517
Filing Dt:
11/13/2002
Publication #:
Pub Dt:
04/10/2003
Title:
ADAPTIVE THRESHOLD LOGIC CIRCUIT
25
Patent #:
Issue Dt:
11/02/2004
Application #:
10293023
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
05/13/2004
Title:
METHOD AND APPARATUS FOR AMPLIFYING A REGULATED DIFFERENTIAL SIGNAL TO A HIGHER VOLTAGE
26
Patent #:
Issue Dt:
01/09/2007
Application #:
10293789
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
12/25/2003
Title:
METHOD AND STRUCTURES FOR REDUCED PARASITIC CAPACITANCE IN INTEGRATED CIRCUIT METALLIZATONS
27
Patent #:
Issue Dt:
07/08/2003
Application #:
10293797
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
04/10/2003
Title:
MAGNETO-RESISTIVE MEMORY HAVING SENSE AMPLIFIER WITH OFFSET CONTROL
28
Patent #:
Issue Dt:
04/04/2006
Application #:
10294271
Filing Dt:
11/14/2002
Publication #:
Pub Dt:
05/20/2004
Title:
APPARATUS AND METHOD FOR TIME SYNCHRONIZATION OF A PLURALITY OF MULTIMEDIA STREAMS
29
Patent #:
Issue Dt:
05/11/2004
Application #:
10295106
Filing Dt:
11/15/2002
Publication #:
Pub Dt:
05/20/2004
Title:
TRENCH BURIED BIT LINE MEMORY DEVICES AND METHODS THEREOF
30
Patent #:
Issue Dt:
05/17/2005
Application #:
10295225
Filing Dt:
11/15/2002
Publication #:
Pub Dt:
05/20/2004
Title:
METHOD TO PREVENT BIT LINE CAPACITIVE COUPLING
31
Patent #:
Issue Dt:
07/06/2004
Application #:
10295536
Filing Dt:
11/15/2002
Publication #:
Pub Dt:
05/22/2003
Title:
METHOD OF PROVIDING A STRUCTURE USING SELF-ALIGNED FEATURES
32
Patent #:
Issue Dt:
06/09/2009
Application #:
10295750
Filing Dt:
11/15/2002
Publication #:
Pub Dt:
05/22/2003
Title:
PASSIVATION FOR CLEANING A MATERIAL
33
Patent #:
Issue Dt:
11/25/2003
Application #:
10298737
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
34
Patent #:
Issue Dt:
08/05/2003
Application #:
10298743
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/10/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
35
Patent #:
Issue Dt:
09/09/2003
Application #:
10298745
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
36
Patent #:
Issue Dt:
09/09/2003
Application #:
10298748
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/10/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
37
Patent #:
Issue Dt:
11/11/2003
Application #:
10298763
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
38
Patent #:
Issue Dt:
11/18/2003
Application #:
10298777
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
39
Patent #:
Issue Dt:
05/18/2004
Application #:
10298830
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
05/20/2004
Title:
AUTOMATIC REFERENCE VOLTAGE REGULATION IN A MEMORY DEVICE
40
Patent #:
Issue Dt:
11/11/2003
Application #:
10298839
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/17/2003
Title:
NON-VOLATILE MEMORY WITH BLOCK ERASE
41
Patent #:
Issue Dt:
08/05/2003
Application #:
10298867
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
05/15/2003
Title:
USE OF LINEAR INJECTORS TO DEPOSIT UNIFORM SELECTIVE OZONE TEOS OXIDE FILM BY PULSING REACTANTS ON AND OFF
42
Patent #:
Issue Dt:
02/08/2005
Application #:
10299630
Filing Dt:
11/18/2002
Publication #:
Pub Dt:
04/10/2003
Title:
METHOD FOR EVALUATING CONTACT PIN INTEGRITY OF ELECTRONIC COMPONENTS HAVING MULTIPLE CONTACT PINS
43
Patent #:
Issue Dt:
07/06/2004
Application #:
10299965
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
05/22/2003
Title:
READ AMPLIFIER WITH A LOW CURRENT CONSUMPTION DIFFERENTIAL OUTPUT STAGE
44
Patent #:
Issue Dt:
02/17/2004
Application #:
10300153
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
05/22/2003
Title:
FIELD EFFECT TRANSISTORS, FIELD EFFECT TRANSISTOR ASSEMBLIES, AND INTEGRATED CIRCUITRY
45
Patent #:
Issue Dt:
02/24/2004
Application #:
10300327
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
CHEMICAL VAPOR DEPOSITION PROCESS FOR DEPOSITING TITANIUM SILICIDE FILMS FROM AN ORGANOMETALLIC COMPOUND
46
Patent #:
Issue Dt:
11/01/2005
Application #:
10300426
Filing Dt:
11/20/2002
Publication #:
Pub Dt:
05/15/2003
Title:
INPUT BUFFER WITH AUTOMATIC SWITCHING POINT ADJUSTMENT CIRCUITRY, AND SYNCHRONOUS DRAM DEVICE INCLUDING SAME
47
Patent #:
Issue Dt:
04/26/2005
Application #:
10300506
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
04/17/2003
Title:
METHOD OF FORMING A CRYSTALLINE PHASE MATERIAL
48
Patent #:
Issue Dt:
10/21/2003
Application #:
10301088
Filing Dt:
11/21/2002
Publication #:
Pub Dt:
04/24/2003
Title:
METHOD FOR PROVIDING AN ALIGNMENT DIFFRACTION GRATING FOR PHOTOLITHOGRAPHIC ALIGNMENT DURING SEMICONDUCTOR FABRICATION
49
Patent #:
Issue Dt:
08/03/2004
Application #:
10301268
Filing Dt:
11/20/2002
Publication #:
Pub Dt:
04/17/2003
Title:
STRUCTURES COMPRISING TRANSISTOR GATES
50
Patent #:
Issue Dt:
12/20/2005
Application #:
10301410
Filing Dt:
11/21/2002
Publication #:
Pub Dt:
05/27/2004
Title:
PRECONDITIONING OF DEFECTIVE AND REDUNDANT COLUMNS IN A MEMORY DEVICE
51
Patent #:
Issue Dt:
06/08/2004
Application #:
10301573
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
04/17/2003
Title:
ATOMIC LAYER DOPING APPARATUS AND METHOD
52
Patent #:
Issue Dt:
09/12/2006
Application #:
10302044
Filing Dt:
11/21/2002
Publication #:
Pub Dt:
04/17/2003
Title:
A METHOD OF FORMING AT LEAST ONE INTERCONNECTION TO A SOURCE/DRAIN REGION IN SILICON-ON-INSULATOR INTEGRATED CIRCUITRY
53
Patent #:
Issue Dt:
09/06/2005
Application #:
10302360
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
05/27/2004
Title:
METHODS OF FORMING BURIED BIT LINE DRAM CIRCUITRY
54
Patent #:
Issue Dt:
02/14/2006
Application #:
10302421
Filing Dt:
11/21/2002
Publication #:
Pub Dt:
04/17/2003
Title:
MULTIPLE LAYER PHASE-CHANGE MEMORY
55
Patent #:
Issue Dt:
10/24/2006
Application #:
10302588
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
04/24/2003
Title:
VARIED-THICKNESS HEAT SINK FOR INTEGRATED CIRCUIT (IC) PACKAGES AND METHOD OF FABRICATING IC PACKAGES
56
Patent #:
Issue Dt:
06/08/2004
Application #:
10302965
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
04/17/2003
Title:
LOW VOLTAGE HIGH PERFORMANCE SEMICONDUCTOR DEVICE HAVING PUNCH THROUGH PREVENTION IMPLANTS
57
Patent #:
Issue Dt:
01/10/2006
Application #:
10303585
Filing Dt:
11/22/2002
Publication #:
Pub Dt:
04/17/2003
Title:
LOW TEMPERATURE NITRIDE USED AS CU BARRIER LAYER
58
Patent #:
Issue Dt:
12/16/2008
Application #:
10303696
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
12/11/2003
Title:
FULLY-DEPLETED (FD) (SOI) MOSFET ACCESS TRANSISTOR
59
Patent #:
Issue Dt:
03/30/2004
Application #:
10303880
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
04/24/2003
Title:
INTERCONNECT LINE SELECTIVELY ISOLATED FROM AN UNDERLYING CONTACT PLUG
60
Patent #:
Issue Dt:
05/20/2008
Application #:
10304303
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
05/27/2004
Title:
METHODS TO PATTERN CONTACTS USING CHROMELESS PHASE SHIFT MASKS
61
Patent #:
Issue Dt:
03/01/2005
Application #:
10304359
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
04/17/2003
Title:
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY, FORMING CONDUCTIVE LINES, FORMING A CONDUCTIVE GRID, FORMING A CONDUCTIVE NETWORK, FORMING AN ELECTRICAL INTERCONNECTION TO A NODE LOCATION, FORMING AN ELECTRICAL INTERCONNECTION WITH A TRANSISTOR SO
62
Patent #:
Issue Dt:
09/20/2005
Application #:
10304463
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
07/03/2003
Title:
APPARATUS AND METHOD FOR PROVIDING UNINTERRUPTED CONTINUOUS PLAY DURING A CHANGE OF SIDES OF A DUAL SIDED OPTICAL DISK
63
Patent #:
Issue Dt:
04/26/2005
Application #:
10304659
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
04/17/2003
Title:
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY, FORMING CONDUCTIVE LINES, FORMING A CONDUCTIVE GRID, FORMING A CONDUCTIVE NETWORK, FORMING AN ELECTRICAL INTERCONNECTION TO A NODE LOCATION, FORMING AN ELECTRICAL INTERCONNECTION WITH A TRANSISTOR SO
64
Patent #:
Issue Dt:
12/20/2005
Application #:
10305465
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
05/01/2003
Title:
LOW RESISTANCE SEMICONDUCTOR PROCESS AND STRUCTURES
65
Patent #:
Issue Dt:
04/05/2005
Application #:
10306592
Filing Dt:
11/27/2002
Publication #:
Pub Dt:
05/08/2003
Title:
JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES
66
Patent #:
Issue Dt:
12/18/2007
Application #:
10309529
Filing Dt:
12/03/2002
Publication #:
Pub Dt:
06/03/2004
Title:
AUTOMATIC SYMBOLIC INDEXING METHODS FOR FORMAL VERIFICATION ON A SYMBOLIC LATTICE DOMAIN
67
Patent #:
Issue Dt:
08/23/2005
Application #:
10309572
Filing Dt:
12/03/2002
Publication #:
Pub Dt:
06/03/2004
Title:
APPARATUS AND METHOD FOR A CURRENT LIMITING BLEEDER DEVICE SHARED BY COLUMNS OF DIFFERENT MEMORY ARRAYS
68
Patent #:
Issue Dt:
01/06/2004
Application #:
10309633
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
05/01/2003
Title:
MULTIPLE LAYER PHASE-CHANGE MEMORY
69
Patent #:
Issue Dt:
10/16/2007
Application #:
10309759
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
07/03/2003
Title:
FINITE STATE MACHINE INTERFACE HAS ARBITRATION STRUCTURE TO STORE COMMAND GENERATED BY INTERNAL CIRCUITS DURING EVALUATION PHASE OF STATE MACHINE FOR FLASH EEPROM DEVICE
70
Patent #:
Issue Dt:
04/18/2006
Application #:
10309873
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
06/10/2004
Title:
EMBEDDED DRAM GAIN MEMORY CELL HAVING MOS TRANSISTOR BODY PROVIDED WITH A BI-POLAR TRANSISTOR CHARGE INJECTING MEANS
71
Patent #:
Issue Dt:
09/05/2006
Application #:
10309935
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
06/10/2004
Title:
ATOMIC LAYER DEPOSITED ZR-SN-TI-O FILMS
72
Patent #:
Issue Dt:
09/22/2009
Application #:
10310256
Filing Dt:
12/04/2002
Publication #:
Pub Dt:
04/15/2004
Title:
METHOD FOR SECURING A SUBPAD TO A SUBPAD SUPPORT
73
Patent #:
Issue Dt:
05/31/2005
Application #:
10310752
Filing Dt:
12/05/2002
Publication #:
Pub Dt:
05/15/2003
Title:
METHOD AND APPARATUS FOR AUTOMATICALLY POSITIONING ELECTRONIC DICE WITHIN COMPONENT PACKAGES
74
Patent #:
Issue Dt:
07/06/2004
Application #:
10313044
Filing Dt:
12/06/2002
Publication #:
Pub Dt:
05/01/2003
Title:
SYSTEM AND METHOD FOR SKEW COMPENSATING A CLOCK SIGNAL AND FOR CAPTURING A DIGITAL SIGNAL USING THE SKEW COMPENSATED CLOCK SIGNAL
75
Patent #:
Issue Dt:
11/02/2004
Application #:
10313141
Filing Dt:
12/06/2002
Publication #:
Pub Dt:
05/01/2003
Title:
SYSTEM AND METHOD FOR SKEW COMPENSATING A CLOCK SIGNAL AND FOR CAPTURING A DIGITAL SIGNAL USING THE SKEW COMPENSATED CLOCK SIGNAL
76
Patent #:
Issue Dt:
08/28/2007
Application #:
10313950
Filing Dt:
12/06/2002
Publication #:
Pub Dt:
11/27/2003
Title:
METHODS AND APPARATUSES FOR MONITORING AND CONTROLLING MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATE ASSEMBLIES
77
Patent #:
Issue Dt:
07/12/2005
Application #:
10314377
Filing Dt:
12/06/2002
Publication #:
Pub Dt:
05/29/2003
Title:
METHODS FOR PROVIDING A MAGNETIC SHIELD FOR AN INTEGRATED CIRCUIT HAVING MAGNETORESISTIVE MEMORY CELLS
78
Patent #:
Issue Dt:
11/25/2003
Application #:
10315428
Filing Dt:
12/09/2002
Publication #:
Pub Dt:
05/01/2003
Title:
SEMICONDUCTOR PROCESSING METHODS
79
Patent #:
Issue Dt:
05/10/2005
Application #:
10316479
Filing Dt:
12/11/2002
Publication #:
Pub Dt:
11/27/2003
Title:
METHOD OF FORMING A MEMORY HAVING A VERTICAL TRANSISTOR
80
Patent #:
Issue Dt:
04/06/2004
Application #:
10317106
Filing Dt:
12/12/2002
Publication #:
Pub Dt:
05/01/2003
Title:
BALANCED SENSE AMPLIFIER CONTROL FOR OPEN DIGIT LINE ARCHITECTURE MEMORY DEVICES
81
Patent #:
Issue Dt:
07/03/2007
Application #:
10317605
Filing Dt:
12/11/2002
Publication #:
Pub Dt:
06/17/2004
Title:
STIMULUS GENERATION
82
Patent #:
Issue Dt:
05/25/2004
Application #:
10317678
Filing Dt:
12/11/2002
Title:
LOW GLITCH CURRENT STEERING DIGITAL TO ANALOG CONVERTER AND METHOD
83
Patent #:
Issue Dt:
02/10/2004
Application #:
10318172
Filing Dt:
12/13/2002
Publication #:
Pub Dt:
05/08/2003
Title:
APPARATUS AND METHOD FOR REDUCING INTERPOSER COMPRESSION DURING MOLDING PROCESS
84
Patent #:
Issue Dt:
04/06/2004
Application #:
10318464
Filing Dt:
12/13/2002
Publication #:
Pub Dt:
05/08/2003
Title:
METHOD AND APPARATUS FOR ALLOWING CONTINUOUS APPLICATION OF HIGH VOLTAGE TO A FLASH MEMORY DEVICE POWER PIN
85
Patent #:
Issue Dt:
09/19/2006
Application #:
10318971
Filing Dt:
12/13/2002
Publication #:
Pub Dt:
05/15/2003
Title:
INTEGRATED CIRCUIT MEMORY WITH OFFSET CAPACITOR
86
Patent #:
Issue Dt:
07/05/2005
Application #:
10318972
Filing Dt:
12/13/2002
Publication #:
Pub Dt:
05/15/2003
Title:
METHOD FOR STABILIZING OR OFFSETTING VOLTAGE IN AN INTEGRATED CIRCUIT
87
Patent #:
Issue Dt:
04/17/2007
Application #:
10318984
Filing Dt:
12/13/2002
Publication #:
Pub Dt:
06/17/2004
Title:
PHASE CHANGE MEMORY AND METHOD THEREFOR
88
Patent #:
Issue Dt:
09/18/2007
Application #:
10319183
Filing Dt:
12/13/2002
Publication #:
Pub Dt:
06/17/2004
Title:
ISOLATING PHASE CHANGE MEMORY DEVICES
89
Patent #:
Issue Dt:
11/09/2004
Application #:
10319439
Filing Dt:
12/12/2002
Publication #:
Pub Dt:
10/02/2003
Title:
ARCHITECTURE OF A PHASE-CHANGE NONVOLATILE MEMORY ARRAY
90
Patent #:
Issue Dt:
09/07/2004
Application #:
10320253
Filing Dt:
12/16/2002
Publication #:
Pub Dt:
05/22/2003
Title:
METHOD OF FORMING A WEAK FERROELECTRIC TRANSISTOR
91
Patent #:
Issue Dt:
03/15/2005
Application #:
10320493
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
06/17/2004
Title:
REDUCING POWER DISSIPATION IN A MATCH DETECTION CIRCUIT
92
Patent #:
Issue Dt:
11/16/2004
Application #:
10320882
Filing Dt:
12/16/2002
Publication #:
Pub Dt:
06/05/2003
Title:
RECESSED ENCAPSULATED MICROELECTRONIC DEVICES AND METHODS FOR FORMATION
93
Patent #:
Issue Dt:
01/11/2005
Application #:
10320892
Filing Dt:
12/16/2002
Publication #:
Pub Dt:
06/05/2003
Title:
METHODS FOR FORMATION OF RECESSED ENCAPSULATED MICROELECTRONIC DEVICES
94
Patent #:
Issue Dt:
08/30/2005
Application #:
10320901
Filing Dt:
12/16/2002
Publication #:
Pub Dt:
05/15/2003
Title:
SMALL SCALE ACTUATORS AND METHODS FOR THEIR FORMATION AND USE
95
Patent #:
Issue Dt:
05/17/2005
Application #:
10321975
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
06/12/2003
Title:
PROGRAMMABLE LOGIC ARRAYS WITH ULTRA THIN BODY TRANSISTORS
96
Patent #:
Issue Dt:
10/04/2005
Application #:
10321977
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
05/08/2003
Title:
ASYMMETRIC TRANSFER MOLDING METHOD AND AN ASYMMETRIC ENCAPSULATION MADE THEREFROM
97
Patent #:
Issue Dt:
12/30/2003
Application #:
10322119
Filing Dt:
12/16/2002
Publication #:
Pub Dt:
05/08/2003
Title:
LOW PROFILE SEMICONDUCTOR PACKAGE
98
Patent #:
Issue Dt:
04/12/2005
Application #:
10322252
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
06/05/2003
Title:
FUSE FOR USE IN A SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICES INCLUDING THE FUSE
99
Patent #:
Issue Dt:
01/06/2004
Application #:
10322681
Filing Dt:
12/17/2002
Publication #:
Pub Dt:
05/08/2003
Title:
METHODS OF PROGRAMMING AND CIRCUITRY FOR A PROGRAMMABLE ELEMENT
100
Patent #:
Issue Dt:
05/13/2008
Application #:
10322902
Filing Dt:
12/18/2002
Publication #:
Pub Dt:
06/24/2004
Title:
ELECTRONIC PACKAGES AND COMPONENTS THEREOF FORMED BY SUBSTRATE-IMPRINTING
Assignor
1
Exec Dt:
04/26/2016
Assignee
1
633 WEST FIFTH STREET, 24TH FLOOR
LOS ANGELES, CALIFORNIA 90071
Correspondence name and address
WSGR, C/O QUI LU, SENIOR PARALEGAL
650 PAGE MILL ROAD
FH 2-1 P12
PALO ALTO, CA 94304

Search Results as of: 05/28/2024 09:45 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT