|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10411853
|
Filing Dt:
|
04/11/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SYNCHRONOUS MIRROR DELAY (SMD) CIRCUIT AND METHOD INCLUDING A COUNTER AND REDUCED SIZE BI-DIRECTIONAL DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10412064
|
Filing Dt:
|
04/10/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
Method for making an integrated circuit package having reduced bow
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
10412716
|
Filing Dt:
|
04/11/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
ROW AND COLUMN ENABLE SIGNAL ACTIVATION OF PROCESSING ARRAY ELEMENTS WITH INTERCONNECTION LOGIC TO SIMULATE BUS EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10413364
|
Filing Dt:
|
04/15/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
MONOTONIC DYNAMIC STATIC PSEUDO-NMOS LOGIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10413858
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
GATE COUPLED VOLTAGE SUPPORT FOR AN OUTPUT DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10413864
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
FUSE READ SEQUENCE FOR AUTO REFRESH POWER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10413865
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
SUPPORT RING FOR USE WITH A CONTACT PAD AND SEMICONDUCTOR DEVICE COMPONENTS INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10414147
|
Filing Dt:
|
04/15/2003
|
Title:
|
SURFACE BARRIERS FOR COPPER AND SILVER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10414318
|
Filing Dt:
|
04/15/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
MEMORY DEVICE WITH MULTI-LEVEL STORAGE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10414818
|
Filing Dt:
|
04/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
COLUMN ADDRESS PATH CIRCUIT AND METHOD FOR MEMORY DEVICES HAVING A BURST ACCESS MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10417056
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DICE EMPLOYING AT LEAST ONE REDISTRIBUTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10417119
|
Filing Dt:
|
04/17/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES WITH TRANSITION METAL BORIDE FILMS AS DIFFUSION BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10417416
|
Filing Dt:
|
04/15/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
SELF-REPAIR METHOD VIA ECC FOR NONVOLATILE MEMORY DEVICES, AND RELATIVE NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10418406
|
Filing Dt:
|
04/18/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
MAGNETORESISTIVE MEMORY DEVICES AND ASSEMBLIES; AND METHODS OF STORING AND RETRIEVING INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10418530
|
Filing Dt:
|
04/17/2003
|
Publication #:
|
|
Pub Dt:
|
10/16/2003
| | | | |
Title:
|
METAL STRUCTURE FOR A PHASE-CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10418696
|
Filing Dt:
|
04/18/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTIVE MATERIALS HAVING FLATTENED SURFACES; METHODS OF FORMING ISOLATION REGIONS; AND METHODS OF FORMING ELEVATED SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10418945
|
Filing Dt:
|
04/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR POWER SAVING MEMORY REFRESH FOR DYNAMIC RANDOM ACCESS MEMORY DEVICES AFTER AN EXTENDED INTERVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
10419235
|
Filing Dt:
|
04/21/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
MULTI PATH POWER FOR CMOS IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10419592
|
Filing Dt:
|
04/21/2003
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
METHODS FOR PREPARING RUTHENIUM AND OSMIUM COMPOUNDS AND FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10420246
|
Filing Dt:
|
04/21/2003
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
METHOD OF DEPOSITING A SILICON DIOXIDE COMPRISING LAYER DOPED WITH AT LEAST ONE OF P, B AND GE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10420307
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
ATOMIC LAYER DEPOSITED ZRTIO4 FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10420331
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
Method for controlling diffusion in semiconductor regions
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10420435
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
AUTOMATED LOAD DETERMINATION FOR PARTITIONED SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10420533
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
ELECTRICALLY ERASABLE AND PROGRAMMABLE MEMORY COMPRISING AN INTERNAL SUPPLY VOLTAGE MANAGEMENT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10421133
|
Filing Dt:
|
04/23/2003
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
A SEMICONDUCTOR PACKAGE HAVING A PARTIAL SLOT COVER FOR ENCAPSULATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10421157
|
Filing Dt:
|
04/23/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
POLYMER-BASED FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10421201
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING SENSOR TO SENSE ENVIRONMENTAL DATA, METHOD OF COMPENSATING AN MRAM INTEGRATED CIRCUIT FOR THE EFFECTS OF AN EXTERNAL MAGNETIC FIELD, MRAM INTEGRATED CIRCUIT, AND METHOD OF TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10421287
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
SYSTEM AND METHOD TO INITIALIZE REGISTERS WITH AN EEPROM STORED BOOT SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10421452
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10422251
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
METHOD OF FABRICATING STACKED DIE CONFIGURATIONS UTILIZING REDISTRIBUTION BOND PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10422849
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
SENSING METHOD AND APPARATUS FOR RESISTANCE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10422850
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
OFFSET COMPENSATED SENSING FOR MAGNETIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10422965
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
IMAGER FLOATING DIFFUSION REGION AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10423124
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRICAL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10423241
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
TEST SYSTEM FOR SILICON HAVING ELECTRICAL CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10423711
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
METHODS FOR CONTROLLING MASS FLOW RATES AND PRESSURES IN PASSAGEWAYS COUPLED TO REACTION CHAMBERS AND SYSTEMS FOR DEPOSITING MATERIAL ONTO MICROFEATURE WORKPIECES IN REACTION CHAMBERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10423845
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SELF-REPAIR METHOD FOR NONVOLATILE MEMORY DEVICES USING A SUPERSECURE ARCHITECTURE, AND NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
10424206
|
Filing Dt:
|
04/25/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
Active memory data compression system and method
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10424426
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
STACKED DIE IN DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10424470
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
STACKED DIE IN DIE BGA PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10425069
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVING STABILITY AND LOCK TIME FOR SYNCHRONOUS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10425130
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
METHODS OF FABRICATING BURIED DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10425378
|
Filing Dt:
|
04/28/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
CONSTRUCTIONS COMPRISING SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10425483
|
Filing Dt:
|
04/29/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
ONE TRANSISTOR SOI NON-VOLATILE RANDOM ACCESS MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10425484
|
Filing Dt:
|
04/29/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
STRAINED SEMICONDUCTOR BY WAFER BONDING WITH MISORIENTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10425797
|
Filing Dt:
|
04/29/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
LOCALIZED STRAINED SEMICONDUCTOR ON INSULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10426380
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
PHASE CHANGE MATERIAL MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10426571
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
COUPLING SPACED BOND PADS TO A CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10426924
|
Filing Dt:
|
04/29/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD FOR REDUCING SPURIOUS ERASING DURING PROGRAMMING OF A NONVOLATILE NROM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10427163
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
STROBE THROUGH DIFFERENTIAL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
10427168
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
INTERCONNECTION DESIGNS AND MATERIALS HAVING IMPROVED STRENGTH AND FATIGUE LIFE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10427559
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
Title:
|
METHODS OF FORMING PROGRAMMABLE MEMORY DEVICES COMPRISING TUNGSTEN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10428040
|
Filing Dt:
|
04/30/2003
|
Title:
|
METHOD AND CIRCUIT FOR ADJUSTING A VOLTAGE UPON DETECTION OF A COMMAND APPLIED TO AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10428449
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
MICROELECTRONIC DIE INCLUDING LOW RC UNDER-LAYER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10429373
|
Filing Dt:
|
05/05/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
MULTIPLE VOLTAGE SUPPLY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10430616
|
Filing Dt:
|
05/05/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
USE OF PALLADIUM IN IC MANUFACTURING WITH CONDUCTIVE POLYMER BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10431061
|
Filing Dt:
|
05/07/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
METHOD OF FORMING A CONDUCTIVE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10431134
|
Filing Dt:
|
05/07/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
STRAINED SI/SIGE STRUCTURES BY ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10431137
|
Filing Dt:
|
05/07/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
MICROMECHANICAL STRAINED SEMICONDUCTOR BY WAFER BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10431397
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
WIDE DYNAMIC RANGE ACTIVE PIXEL WITH KNEE RESPONSE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10431718
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
SYNCHRONOUS UP/DOWN ADDRESS GENERATOR FOR BURST MODE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10431748
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
METHOD FOR READING WHILE WRITING TO A SINGLE PARTITION FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10431749
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
POSITION BASED ERASE VERIFICATION LEVELS IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
10431767
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
PROGRAM FAILURE RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10431768
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
AUTOMATIC TEST ENTRY TERMINATION IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10431822
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10431889
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
ERROR DETECTION, DOCUMENTATION, AND CORRECTION IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10434087
|
Filing Dt:
|
05/09/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
SKEWED SENSE AMP FOR VARIABLE RESISTANCE MEMORY SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10434380
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
METHOD OF PROCESSING A STRIP OF LEAD FRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10434578
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
APPARATUS AND METHODS FOR A PHYSICAL LAYOUT OF SIMULTANEOUSLY SUB-ACCESSIBLE MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10435048
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
PHOTO-ASSISTED METHOD FOR SEMICONDUCTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10435049
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
FOLDED DRAM CAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10435171
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT SHALLOW TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10435335
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
MODULE ASSEMBLY FOR STACKED BGA PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10435336
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
APPARATUS ASSOCIATABLE WITH A DEPOSITION CHAMBER TO ENHANCE UNIFORMITY OF PROPERTIES OF MATERIAL LAYERS FORMED ON SEMICONDUCTOR SUBSTRATES THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10435423
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
METHODS FOR FORMING A SLOT WITH A LATERALLY RECESSED AREA AT AN END THEREOF THROUGH AN INTERPOSER OR OTHER CARRIER SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10435569
|
Filing Dt:
|
05/08/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
REMOVAL OF CARBON FROM AN INSULATIVE LAYER USING OZONE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10435590
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
SEMICONDUCTOR MEMORY HAVING MULTIPLE REDUNDANT COLUMNS WITH OFFSET SEGMENTATION BOUNDARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10435791
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
METHODS OF FORMING INTERMEDIATE SEMICONDUCTOR DEVICE STRUCTURES USING SPIN-ON, PHOTOPATTERNABLE, INTERLAYER DIELECTRIC MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10436584
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING STACKED, ENCAPSULATED DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10436640
|
Filing Dt:
|
05/13/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
METHODS FOR FORMING PHOSPHORUS- AND/OR BORON-CONTAINING SILICA LAYERS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10436775
|
Filing Dt:
|
05/13/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
TEST SCAN CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10437214
|
Filing Dt:
|
05/13/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
PROCESS FOR FABRICATING EXTERNAL CONTACTS ON SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10437354
|
Filing Dt:
|
05/12/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
ELECTRICAL COMMUNICATION SYSTEM FOR CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10438146
|
Filing Dt:
|
05/13/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
REDUCED AREA INTERSECTION BETWEEN ELECTRODE AND PROGRAMMING ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10438175
|
Filing Dt:
|
05/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
PROGRAMMING METHOD OF THE MEMORY CELLS IN A MULTILEVEL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10438360
|
Filing Dt:
|
05/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
ETCH STOP LAYER IN POLY-METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10438733
|
Filing Dt:
|
05/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
PAGE-ERASABLE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10439369
|
Filing Dt:
|
05/16/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
ALIGNMENT AND ORIENTATION FEATURES FOR A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10439729
|
Filing Dt:
|
05/16/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
6F2 DRAM ARRAY WITH APPARATUS FOR STRESS TESTING AN ISOLATION GATE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10439774
|
Filing Dt:
|
05/16/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
METHOD FOR CONTROLLING DEPOSITION OF DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10440043
|
Filing Dt:
|
05/15/2003
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
SELF-REPAIR METHOD FOR NONVOLATILE MEMORY DEVICES WITH ERASING/PROGRAMMING FAILURE, AND RELATIVE NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10440575
|
Filing Dt:
|
05/19/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
BI-LEVEL DIGIT LINE ARCHITECTURE FOR HIGH DENSITY DRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10440590
|
Filing Dt:
|
05/19/2003
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND SEMICONDUCTOR DEVICE COMPONENTS WITH PERIPHERALLY LOCATED, CASTELLATED CONTACTS, ASSEMBLIES AND PACKAGES INCLUDING SUCH SEMICONDUCTOR DEVICES OR PACKAGES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10441380
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
METHODS FOR FABRICATION AN IMPROVED FLOATING GATE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10441702
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
MEMORY DEVICES WITH REDUCED POWER CONSUMPTION REFRESH CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10441703
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
REMOTE SEMICONDUCTOR MICROSCOPY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10441870
|
Filing Dt:
|
05/19/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
METHODS OF PATTERNING RADIATION, METHODS OF FORMING RADIATION-PATTERNING TOOLS, AND RADIATION-PATTERNING TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10442509
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
DRAM CELLS AND ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
10442667
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
Title:
|
PROCESSING ELEMENT AND METHOD CONNECTING REGISTERS TO PROCESSING LOGIC IN A PLURALITY OF CONFIGURATIONS
|
|