|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11542918
|
Filing Dt:
|
10/03/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
CLOCK GENERATING CIRCUIT WITH MULTIPLE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11543515
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
METHOD TO DEPOSIT CONFORMAL LOW TEMPERATURE SIO2
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11543542
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD FOR MAKING AN EDGE INTENSIVE ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11543560
|
Filing Dt:
|
10/04/2006
|
Publication #:
|
|
Pub Dt:
|
04/10/2008
| | | | |
Title:
|
EPITAXIAL SILICON GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11543823
|
Filing Dt:
|
10/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
CAPACITOR LAYOUT TECHNIQUE FOR REDUCTION OF FIXED PATTERN NOISE IN A CMOS SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11544361
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR LOCAL MEMORY ADDRESSING IN SINGLE INSTRUCTION, MULTIPLE DATA COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11544616
|
Filing Dt:
|
10/10/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
A METHOD FOR FORMING A GATE WITHIN A TRENCH INCLUDING THE USE OF A PROTECTIVE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11544686
|
Filing Dt:
|
10/05/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
ACTIVE MEMORY PROCESSING ARRAY TOPOGRAPHY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11545017
|
Filing Dt:
|
10/09/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
ION-ASSISTED OXIDATION METHODS AND THE RESULTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11545163
|
Filing Dt:
|
10/10/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
METHOD AND STRUCTURE FOR A SELF-ALIGNED SILICIDED WORD LINE AND POLYSILICON PLUG DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11545325
|
Filing Dt:
|
10/10/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD FOR READING WHILE WRITING TO A SINGLE PARTITION FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11545928
|
Filing Dt:
|
10/10/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHODS AND SYSTEMS FOR CONDITIONING PLANARIZING PADS USED IN PLANARIZING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11546692
|
Filing Dt:
|
10/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING PARTIAL ECC TO ACHIEVE LOW POWER REFRESH AND FAST ACCESS TO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11549067
|
Filing Dt:
|
10/12/2006
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11549646
|
Filing Dt:
|
10/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
GENERATION AND MANIPULATION OF REALISTIC SIGNALS FOR CIRCUIT AND SYSTEM VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11551899
|
Filing Dt:
|
10/23/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
IMAGER DEVICE WITH ELECTRIC CONNECTIONS TO ELECTRICAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11556198
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
METHOD OF FABRICATING SAMPLE MEMBRANES FOR TRANSMISSION ELECTRON MICROSCOPY ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11556488
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD FOR PRODUCTION OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11557014
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
SUB-MICRON SPACE LINER AND FILLER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11557224
|
Filing Dt:
|
11/07/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
SURROUND GATE ACCESS TRANSISTORS WITH GROWN ULTRA-THIN BODIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11557229
|
Filing Dt:
|
11/07/2006
|
Title:
|
HIGH-DENSITY SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11557786
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD OF MANAGING FAILS IN A NON-VOLATILE MEMORY DEVICE AND RELATIVE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11560504
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
MULTI-LAYER INTERCONNECT WITH ISOLATION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11561799
|
Filing Dt:
|
11/20/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD FOR ACCESSING IN READING, WRITING AND PROGRAMMING TO A NAND NON-VOLATILE MEMORY ELECTRONIC DEVICE MONOLITHICALLY INTEGRATED ON SEMICONCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11561988
|
Filing Dt:
|
11/21/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
ETCH STOP LAYER IN POLY-METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11563643
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PHASE-CHANGE MEMORY DEVICE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11563660
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PHASE-CHANGE MEMORY DEVICE AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
11564613
|
Filing Dt:
|
11/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR PRODUCTION OF SEMICONDUCTOR DEVICE HAVING A HOLE EXTENDING THROUGH A FIRST INSULATING FILM, A SECOND INSULATING FILM AND A THIRD INSULATING FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11565826
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
HAFNIUM TITANIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11566038
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
LANTHANUM ALUMINUM OXYNITRIDE DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
11566042
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
TITANIUM ALUMINUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11580418
|
Filing Dt:
|
10/11/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
METHODS OF ETCHING POLYSILICON AND METHODS OF FORMING PLURALITIES OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11580660
|
Filing Dt:
|
10/13/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
METHOD OF COMPARISON BETWEEN CACHE AND DATA REGISTER FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11581346
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11581747
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
CAM WITH AUTOMATIC WRITING TO THE NEXT FREE ADDRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11581748
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
04/26/2007
| | | | |
Title:
|
MEMORY ARCHITECTURE CONTAINING A HIGH DENSITY MEMORY ARRAY OF SEMI-VOLATILE OR NON-VOLATILE MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11581926
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH WORDLINE TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11581927
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY WITH WORDLINE TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11582373
|
Filing Dt:
|
10/18/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
REDUCED BARRIER PHOTODIODE / GATE DEVICE STRUCTURE FOR HIGH EFFICIENCY CHARGE TRANSFER AND REDUCED LAG AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11582650
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
DATA REORDERING PROCESSOR AND METHOD FOR USE IN AN ACTIVE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11582881
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
FLASH MEMORY CELL HAVING REDUCED FLOATING GATE TO FLOATING GATE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11583031
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
MICROELECTRONIC IMAGING UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11583198
|
Filing Dt:
|
10/18/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
MEMORY SYSTEM AND METHOD USING ECC WITH FLAG BIT TO IDENTIFY MODIFIED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11583633
|
Filing Dt:
|
10/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
METHOD OF FORMING TRENCH ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11583675
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
CHIP PROTECTION REGISTER LOCK CIRCUIT IN A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11584163
|
Filing Dt:
|
10/20/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS COMPRISING MULTI-LEVEL PATTERNS OF RADIATION-IMAGEABLE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11584229
|
Filing Dt:
|
10/20/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
LANTHANUM HAFNIUM OXIDE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11584976
|
Filing Dt:
|
10/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
PROGRAMMING FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11585485
|
Filing Dt:
|
10/24/2006
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
METHODS FOR RELEASABLY ATTACHING SUPPORT MEMBERS TO MICROFEATURE WORKPIECES AND MICROFEATURE ASSEMBLIES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11585795
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
METHODS OF FORMING MEMORY ARRAYS FOR INCREASED BIT DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11586071
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
UNDERFILLED SEMICONDUCTOR DIE ASSEMBLIES AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11586510
|
Filing Dt:
|
10/26/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
SYNCHRONOUS TYPE SEMICONDUCTOR DEVICE FOR HIGH SPEED DATA PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11588274
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
FULLY-DEPLETED (FD) (SOI) MOSFET ACCESS TRANSISTOR AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11588470
|
Filing Dt:
|
10/26/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
METHODS FOR WAFER-LEVEL PACKAGING OF MICROELECTRONIC DEVICES AND MICROELECTRONIC DEVICES FORMED BY SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11588748
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
TRENCH BURIED BIT LINE MEMORY DEVICES AND METHODS THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11588954
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR AN ACCURACY-ENHANCED DLL DURING A MEASURE INITIALIZATION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11588977
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
DEVICES INCLUDING SLOPED VIAS IN A SUBSTRATE AND DEVICES INCLUDING SPRING-LIKE DEFLECTING CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11588989
|
Filing Dt:
|
10/27/2006
|
Publication #:
|
|
Pub Dt:
|
02/22/2007
| | | | |
Title:
|
ACCESS CIRCUIT AND METHOD FOR ALLOWING EXTERNAL TEST VOLTAGE TO BE APPLIED TO ISOLATED WELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11589186
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
BASIC CELL DESIGN METHOD FOR REDUCING THE RESISTANCE OF CONNECTION WIRING BETWEEN LOGIC GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11589464
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR COMPONENTS HAVING ENCAPSULATED, BONDED, INTERCONNECT CONTACTS ON REDISTRIBUTION CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11589556
|
Filing Dt:
|
10/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
CHARGE TRAPPING DIELECTRIC STRUCTURES WITH VARIABLE BAND-GAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11590051
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11590147
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR VARYING THE PROGRAMMING DURATION AND/OR VOLTAGE OF AN ELECTRICALLY FLOATING BODY TRANSISTOR, AND MEMORY CELL ARRAY IMPLEMENTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11590364
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
MEMORY DEVICE HAVING TERMINALS FOR TRANSFERRING MULTIPLE TYPES OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11590761
|
Filing Dt:
|
11/01/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
PIXEL WITH STRAINED SILICON LAYER FOR IMPROVING CARRIER MOBILITY AND BLUE RESPONSE IN IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11591017
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
11591534
|
Filing Dt:
|
11/02/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PIXEL OPTIMIZATION FOR COLOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11591627
|
Filing Dt:
|
11/01/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
PROCESSES AND APPARATUS HAVING A SEMICONDUCTOR FIN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11591744
|
Filing Dt:
|
11/02/2006
|
Publication #:
|
|
Pub Dt:
|
03/01/2007
| | | | |
Title:
|
TEST CARRIER FOR SEMICONDUCTOR COMPONENTS HAVING CONDUCTORS DEFINED BY GROOVES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11592592
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
METHOD OF OUTPUT SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11592593
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
OUTPUT SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11592690
|
Filing Dt:
|
11/03/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
OUTPUT SLEW RATE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11593131
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
OBTAINING SEARCH RESULTS BASED ON MATCH SIGNALS AND SEARCH WIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11594480
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
APPARATUSES TO SIMULTANEOUSLY DISTRIBUTE CLOCK SIGNALS AND DATA ON INTEGRATED CIRCUITS, INTERPOSERS, AND CIRCUIT BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11594690
|
Filing Dt:
|
11/07/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
VOLTAGE AND TEMPERATURE COMPENSATION DELAY SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11594746
|
Filing Dt:
|
11/09/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
PROCESS FOR PRODUCING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11594747
|
Filing Dt:
|
11/09/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11594879
|
Filing Dt:
|
11/09/2006
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11595055
|
Filing Dt:
|
11/09/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
READ WINDOW IN CHALCOGENIDE SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11595067
|
Filing Dt:
|
11/09/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
MULTIPLE CHIP SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11595404
|
Filing Dt:
|
11/10/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DECOUPLING CONDUCTIVE PORTIONS OF A MICROELECTRONIC DEVICE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11595436
|
Filing Dt:
|
11/09/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS CONTAINING TUBULAR CAPACITOR STORAGE NODES, AND RETAINING STRUCTURES ALONG PORTIONS OF THE TUBULAR CAPACITOR STORAGE NODES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11595730
|
Filing Dt:
|
11/08/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
FLASH MEMORY ARCHITECTURE WITH SEPARATE STORAGE OF OVERHEAD AND USER DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11598036
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
METHOD FOR MANUFACTURING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11598089
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
SMALL ELECTRODE FOR RESISTANCE VARIABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11598437
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
METHODS OF FORMING ZIRCONIUM ALUMINUM OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11598449
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
RECESSED ACCESS DEVICE FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11599194
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
ELECTRONIC COMPONENT ASSEMBLIES WITH ELECTRICALLY CONDUCTIVE BONDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11599224
|
Filing Dt:
|
11/13/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
CIRCUITRY FOR A PROGRAMMABLE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11599253
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
DIFFERENTIAL AMPLIFIER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11599471
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
MEMORY ELEMENTS HAVING PATTERNED ELECTRODES AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11599700
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11599701
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
11599702
|
Filing Dt:
|
11/15/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
NAND FLASH MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11599889
|
Filing Dt:
|
11/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/15/2008
| | | | |
Title:
|
DIGITAL CALIBRATION CIRCUITS, DEVICES AND SYSTEMS INCLUDING SAME, AND METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11600105
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR SILICON SUBSTRATE AND APPARATUS FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11600350
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
ISOLATION TRENCHES FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11600356
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
NON-VOLATILE ONE TIME PROGRAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11600357
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
FLOATING-GATE MEMORY CELL AND MEMORY DEVICE AND ELECTRONIC SYSTEM THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11600629
|
Filing Dt:
|
11/16/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
LOW POWER DISSIPATION VOLTAGE GENERATOR
|
|