|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11743636
|
Filing Dt:
|
05/02/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD FOR FABRICATING STACKED SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11743660
|
Filing Dt:
|
05/02/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11743689
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
SYSTEM FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH THROUGH WIRE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11744074
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SIMPLIFIED PITCH DOUBLING PROCESS FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11744086
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
TOPOGRAPHY DIRECTED PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
11744592
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE VIAS THROUGH SUBSTRATES, AND STRUCTURES AND ASSEMBLIES RESULTING THEREFROM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11745209
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
PROCESS FOR ERASING CHALCOGENIDE VARIABLE RESISTANCE MEMORY BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11745242
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
SUB-RESOLUTION ASSIST DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11745637
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
TETRAFORM MICROLENSES AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11745783
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
METHODS OF FORMING MEMORY ARRAYS AND SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
11745814
|
Filing Dt:
|
05/08/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
IMPLANTATION PROCESSES FOR STRAINING TRANSISTOR CHANNELS OF SEMICONDUCTOR DEVICE STRUCTURES AND SEMICONDUCTOR DEVICES WITH STRAINED TRANSISTOR CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11746730
|
Filing Dt:
|
05/10/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
IMAGER ELEMENT, DEVICE AND SYSTEM WITH RECESSED TRANSFER GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11747310
|
Filing Dt:
|
05/11/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
CHILLED WAFER DICING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11748196
|
Filing Dt:
|
05/14/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
NANO-CRYSTAL ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11748979
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
REDUCED FOOTPRINT PACKAGED MICROELECTRONIC COMPONENTS AND METHODS FOR MANUFACTURING SUCH MICROELECTRONIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11749336
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHODS OF FORMING STACKED SEMICONDUCTOR DEVICES WITH A LEADFRAME AND ASSOCIATED ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11749624
|
Filing Dt:
|
05/16/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
OPTICAL COMPENSATION DEVICES, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11749980
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
TUNNEL AND GATE OXIDE COMPRISING NITROGEN FOR USE WITH A SEMICONDUCTOR DEVICE AND A PROCESS FOR FORMING THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
11751402
|
Filing Dt:
|
05/21/2007
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
STACKED MICROELECTRONIC DEVICE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11752796
|
Filing Dt:
|
05/23/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT COMPARATOR OR AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11752800
|
Filing Dt:
|
05/23/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
TWO-BIT TRI-LEVEL FORCED TRANSITION ENCODING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11753190
|
Filing Dt:
|
05/24/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
CAPACITANCE NOISE SHIELDING PLANE FOR IMAGER SENSOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11754001
|
Filing Dt:
|
05/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
VARIABLE RESISTANCE MEMORY DEVICE WITH AN INTERFACIAL ADHESION HEATING LAYER, SYSTEMS USING THE SAME AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11754756
|
Filing Dt:
|
05/29/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
POWER SAVING MEMORY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11755400
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
METHOD OF ERASING FLASH MEMORY WITH PRE-PROGRAMMING MEMORY CELLS ONLY IN THE PRESENCE OF A CELL LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11755677
|
Filing Dt:
|
05/30/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
ASSEMBLIES COMPRISING MAGNETIC ELEMENTS AND MAGNETIC BARRIER OR SHIELDING AT LEAST PARTIALLY AROUND THE MAGNETIC ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11756218
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHODS OF ISOLATING ARRAY FEATURES DURING PITCH DOUBLING PROCESSES AND SEMICONDUCTOR DEVICE STRUCTURES HAVING ISOLATED ARRAY FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11756413
|
Filing Dt:
|
05/31/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR OUTPUT DATA SYNCHRONIZATION WITH SYSTEM CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11756800
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
VERTICAL WRAP-AROUND-GATE FIELD-EFFECT-TRANSISTOR FOR HIGH DENSITY, LOW VOLTAGE LOGIC AND MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
11756922
|
Filing Dt:
|
06/01/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
INTERMEDIATE SEMICONDUCTOR DEVICE HAVING NITROGEN CONCENTRATION PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
11757594
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
TERRACED FILM STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11757834
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
ADJUSTABLE DRIVE STRENGTH APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11757846
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
PITCH MULTIPLICATION USING SELF-ASSEMBLING MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
11757911
|
Filing Dt:
|
06/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REDUCING ELECTROSTATIC CHARGE OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11758041
|
Filing Dt:
|
06/05/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
PARITY-SCANNING AND REFRESH IN DYNAMIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11758307
|
Filing Dt:
|
06/05/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
SOLID STATE MEMORY UTILIZING ANALOG COMMUNICATION OF DATA VALUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11758373
|
Filing Dt:
|
06/05/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR FILTERING OUTPUT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11758554
|
Filing Dt:
|
06/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
WIRE BONDERS AND METHODS OF WIRE-BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11758714
|
Filing Dt:
|
06/06/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
REVERSE MASKING PROFILE IMPROVEMENTS IN HIGH ASPECT RATIO ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
11759072
|
Filing Dt:
|
06/06/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
SELF-CALIBRATING CONTINUOUS-TIME EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11759585
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
EMERGING BAD BLOCK DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11759782
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONOUS CLOCK DISTRIBUTION TO A PLURALITY OF DESTINATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11759824
|
Filing Dt:
|
06/07/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
DIE SINGULATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11760458
|
Filing Dt:
|
06/08/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11760959
|
Filing Dt:
|
06/11/2007
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
11761589
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
ALTERNATING SELF-ASSEMBLING MORPHOLOGIES OF DIBLOCK COPOLYMERS CONTROLLED BY VARIATIONS IN SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11761608
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
PROGRAMMING ERROR CORRECTION CODE INTO A SOLID STATE MEMORY DEVICE WITH VARYING BITS PER CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11761904
|
Filing Dt:
|
06/12/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
IMAGERS WITH CONTACT PLUGS EXTENDING THROUGH THE SUBSTRATES THEREOF AND IMAGER FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11762279
|
Filing Dt:
|
06/13/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
HIGH VOLTAGE GENERATION AND REGULATION CIRCUIT IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11762557
|
Filing Dt:
|
06/13/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
BALANCED PHASE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
11763335
|
Filing Dt:
|
06/14/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND ELECTRONIC SYSTEMS COMPRISING FLOATING GATE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
11764066
|
Filing Dt:
|
06/15/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
SEMICONDUCTOR ASSEMBLIES, STACKED SEMICONDUCTOR DEVICES, AND METHODS OF MANUFACTURING SEMICONDUCTOR ASSEMBLIES AND STACKED SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11764450
|
Filing Dt:
|
06/18/2007
|
Publication #:
|
|
Pub Dt:
|
12/18/2008
| | | | |
Title:
|
PROGRAMMING RATE IDENTIFICATION AND CONTROL IN A SOLID STATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11765062
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
PROGRAMMING A MEMORY WITH VARYING BITS PER CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11765145
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A DOPED SILICON FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
11765232
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
CROSSLINKABLE GRAFT POLYMER NON-PREFERENTIALLY WETTED BY POLYSTYRENE AND POLYETHYLENE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11765287
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
USB DEVICE COMMUNICATION APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11765354
|
Filing Dt:
|
06/19/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHODS AND SYSTEMS FOR IMAGING AND CUTTING SEMICONDUCTOR WAFERS AND OTHER SEMICONDUCTOR WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
11765768
|
Filing Dt:
|
06/20/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
CHARGE DISSIPATION OF CAVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11766493
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
CIRCUIT AND METHOD FOR ELECTRICALLY PROGRAMMING A NON-VOLATILE SEMICONDUCTOR MEMORY VIA AN ADDITIONAL PROGRAMMING PULSE AFTER VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
11766632
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
SYSTEMS AND METHODS FOR OSCILLATING EXPOSURE OF A SEMICONDUCTOR WORKPIECE TO MULTIPLE CHEMISTRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
11766663
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
MULTILAYER ANTIREFLECTION COATINGS, STRUCTURES AND DEVICES INCLUDING THE SAME AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
11766931
|
Filing Dt:
|
06/22/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
METHOD FOR SELECTIVELY FORMING SYMMETRICAL OR ASYMMETRICAL FEATURES USING A SYMMETRICAL PHOTOMASK DURING FABRICATION OF A SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEMS INCLUDING THE SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11767889
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING DIE WITH RECESS AND DISCRETE COMPONENT EMBEDDED WITHIN THE RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11767962
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
SENSOR AND TRANSDUCER DEVICES COMPRISING CARBON NANOTUBES, METHODS OF MAKING AND USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11768125
|
Filing Dt:
|
06/25/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING A CROSS-POINT MEMORY ARRAY USING A VARIABLE RESISTANCE MEMORY CELL AND CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11768413
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
NOVEL BUILD-UP-PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
11769517
|
Filing Dt:
|
06/27/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
PIXEL TO PIXEL CHARGE COPIER CIRCUIT APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11770451
|
Filing Dt:
|
06/28/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
METHODS OF ASSEMBLING INTEGRATED CIRCUIT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11771677
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
AUTOMATIC REGULATION METHOD FOR THE REFERENCE SOURCES IN A NON-VOLATILE MEMORY DEVICE AND CORRESPONDING MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11772452
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD OF FORMING MOLDED STANDOFF STRUCTURES ON INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11772642
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
FRACTIONAL-RATE DECISION FEEDBACK EQUALIZATION USEFUL IN A DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11773118
|
Filing Dt:
|
07/03/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR LITHOGRAPHIC SIMULATION AND VERIFICATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11773321
|
Filing Dt:
|
07/03/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
BLOCK ADDRESSING FOR PARALLEL MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11773580
|
Filing Dt:
|
07/05/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
METHODS OF ETCHING NANODOTS, METHODS OF REMOVING NANODOTS FROM SUBSTRATES, METHODS OF FABRICATING INTEGRATED CIRCUIT DEVICES, METHODS OF ETCHING A LAYER COMPRISING A LATE TRANSITION METAL, AND METHODS OF REMOVING A LAYER COMPRISING A LATE TRANSITION METAL FROM A SU
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11773622
|
Filing Dt:
|
07/05/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
SILICON DIOXIDE DEPOSITION METHODS USING AT LEAST OZONE AND TEOS AS DEPOSITION PRECURSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
11774298
|
Filing Dt:
|
07/06/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
DIELECTRIC CHARGE-TRAPPING MATERIALS HAVING DOPED METAL SITES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11774316
|
Filing Dt:
|
07/06/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
ERROR RECOVERY STORAGE ALONG A NAND-FLASH STRING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
11774377
|
Filing Dt:
|
07/06/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
DATA STORAGE WITH AN OUTER BLOCK CODE AND A STREAM-BASED INNER CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11774665
|
Filing Dt:
|
07/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING TRANSISTOR STRUCTURES AND METHODS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11774709
|
Filing Dt:
|
07/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING ISOLATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11774825
|
Filing Dt:
|
07/09/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
ERROR CORRECTION FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11776221
|
Filing Dt:
|
07/11/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
NEGATIVE VOLTAGE DISCHARGE SCHEME TO IMPROVE SNAPBACK IN A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11776300
|
Filing Dt:
|
07/11/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
NANOLAMINATE-STRUCTURE DIELECTRIC FILM FORMING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
11777005
|
Filing Dt:
|
07/12/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
METHODS OF MODIFYING OXIDE SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
11777442
|
Filing Dt:
|
07/13/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
METHODS, SYSTEMS, AND DEVICES FOR OFFSET COMPENSATION IN CMOS IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11777797
|
Filing Dt:
|
07/13/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
LOW TEMPERATURE METHODS OF FORMING BACK SIDE REDISTRIBUTION LAYERS IN ASSOCIATION WITH THROUGH WAFER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11778938
|
Filing Dt:
|
07/17/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHODS OF FABRICATING SEMICONDUCTOR DEVICES INCLUDING DUAL FIN STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11780581
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
MEMORY DEVICE WITH FAIL SEARCH AND REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
11780628
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
METHODS OF PROCESSING SUBSTRATES, ELECTROSTATIC CARRIERS FOR RETAINING SUBSTRATES FOR PROCESSING, AND ASSEMBLIES COMPRISING ELECTROSTATIC CARRIERS HAVING SUBSTRATES ELECTROSTATICALLY BONDED THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11780734
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
DATA COMPRESSION READ MODE FOR MEMORY TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11780963
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
VARIABLE RESISTANCE LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11781083
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
METHOD OF FORMING VIAS IN SEMICONDUCTOR SUBSTRATES AND RESULTING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11781256
|
Filing Dt:
|
07/22/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE WITH MULTI-LAYER DIE CONTACT AND EXTERNAL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
11781413
|
Filing Dt:
|
07/23/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
VARIABLE GAIN STAGE HAVING SAME INPUT CAPACITANCE REGARDLESS OF THE STAGE GAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11781746
|
Filing Dt:
|
07/23/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
DEVICES AND SYSTEMS HAVING AT LEAST ONE DAM STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11782442
|
Filing Dt:
|
07/24/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
ONE-TRANSISTOR COMPOSITE-GATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11782866
|
Filing Dt:
|
07/25/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
PROGRAMMING MULTILEVEL CELL MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11783040
|
Filing Dt:
|
04/05/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
PHOTODIODE WITH ULTRA-SHALLOW JUNCTION FOR HIGH QUANTUM EFFICIENCY CMOS IMAGE SENSOR AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11784145
|
Filing Dt:
|
04/05/2007
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
FLIP-CHIP IMAGE SENSOR PACKAGES AND METHODS OF FABRICATING THE SAME
|
|