|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
16255505
|
Filing Dt:
|
01/23/2019
|
Publication #:
|
|
Pub Dt:
|
07/23/2020
| | | | |
Title:
|
THROUGH-SILICON VIAS FOR HETEROGENEOUS INTEGRATION OF SEMICONDUCTOR DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16256252
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
INTEGRATED CIRCUIT PRODUCT WITH A MULTI-LAYER SINGLE DIFFUSION BREAK AND METHODS OF MAKING SUCH PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16256595
|
Filing Dt:
|
01/24/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
TIGHT PITCH WIRINGS AND CAPACITOR(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
16258714
|
Filing Dt:
|
01/28/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT (IC) WITH SHALLOW TRENCH ISOLATION (STI) REGIONS AND THE RESULTING IC STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16258857
|
Filing Dt:
|
01/28/2019
|
Title:
|
BURIED-CHANNEL LOW NOISE TRANSISTORS AND METHODS OF MAKING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16261617
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
RESISTIVE NONVOLATILE MEMORY STRUCTURE EMPLOYING A STATISTICAL SENSING SCHEME AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16262052
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
FORMATION OF ENHANCED FACETED RAISED SOURCE/DRAIN EPI MATERIAL FOR TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16262105
|
Filing Dt:
|
01/30/2019
|
Publication #:
|
|
Pub Dt:
|
07/30/2020
| | | | |
Title:
|
FORMATION OF ENHANCED FACETED RAISED SOURCE/DRAIN EPI MATERIAL FOR TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16263650
|
Filing Dt:
|
01/31/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
TRENCH ISOLATION PRESERVATION DURING TRANSISTOR FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2020
|
Application #:
|
16264273
|
Filing Dt:
|
01/31/2019
|
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR IMPROVING SCALING OF ISOLATION STRUCTURES FOR GATE, SOURCE, AND/OR DRAIN CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
16266196
|
Filing Dt:
|
02/04/2019
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
SOI WAFERS WITH BURIED DIELECTRIC LAYERS TO PREVENT CU DIFFUSION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16266307
|
Filing Dt:
|
02/04/2019
|
Publication #:
|
|
Pub Dt:
|
08/06/2020
| | | | |
Title:
|
SIMPLIFIED MEMORY CELLS BASED ON FULLY-DEPLETED SILICON-ON-INSULATOR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2020
|
Application #:
|
16277496
|
Filing Dt:
|
02/15/2019
|
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR IMPROVED GATE CONNECTIONS ON ISOLATION STRUCTURES IN FINFET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
16279550
|
Filing Dt:
|
02/19/2019
|
Publication #:
|
|
Pub Dt:
|
06/13/2019
| | | | |
Title:
|
CONTACT ELEMENT STRUCTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16280343
|
Filing Dt:
|
02/20/2019
|
Publication #:
|
|
Pub Dt:
|
08/20/2020
| | | | |
Title:
|
GATE CUT FIRST ISOLATION FORMATION WITH CONTACT FORMING PROCESS MASK PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16283887
|
Filing Dt:
|
02/25/2019
|
Publication #:
|
|
Pub Dt:
|
08/27/2020
| | | | |
Title:
|
NEUROMORPHIC CIRCUIT STRUCTURE AND METHOD TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
16285657
|
Filing Dt:
|
02/26/2019
|
Title:
|
INSULATIVE STRUCTURE WITH DIFFUSION BREAK INTEGRAL WITH ISOLATION LAYER AND METHODS TO FORM SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
16286942
|
Filing Dt:
|
02/27/2019
|
Title:
|
RESISTIVE NONVOLATILE MEMORY CELLS WITH SHARED ACCESS TRANSISTORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16287365
|
Filing Dt:
|
02/27/2019
|
Publication #:
|
|
Pub Dt:
|
08/27/2020
| | | | |
Title:
|
METHODS OF FORMING SHORT-CHANNEL AND LONG-CHANNEL TRANSISTOR DEVICES WITH DIFFERENT HEIGHTS OF WORK FUNCTION METAL AND THE RESULTING IC PRODUCTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16288152
|
Filing Dt:
|
02/28/2019
|
Publication #:
|
|
Pub Dt:
|
09/03/2020
| | | | |
Title:
|
PROCESS CONTROL OF SEMICONDUCTOR FABRICATION BASED ON LINKAGE BETWEEN DIFFERENT FABRICATION STEPS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2020
|
Application #:
|
16288634
|
Filing Dt:
|
02/28/2019
|
Title:
|
ELECTRO-OPTIC MODULATORS WITH LAYERED ARRANGEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
16288780
|
Filing Dt:
|
02/28/2019
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
Title:
|
AIR-GAP SPACERS FOR FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2021
|
Application #:
|
16290178
|
Filing Dt:
|
03/01/2019
|
Publication #:
|
|
Pub Dt:
|
09/03/2020
| | | | |
Title:
|
MODIFIED DIELECTRIC FILL BETWEEN THE CONTACTS OF FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16291346
|
Filing Dt:
|
03/04/2019
|
Title:
|
POLARIZERS AND POLARIZATION SPLITTERS PHASE-MATCHED WITH A BACK-END-OF-LINE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
16291671
|
Filing Dt:
|
03/04/2019
|
Title:
|
BACK-END-OF-LINE BLOCKING STRUCTURES ARRANGED OVER A WAVEGUIDE CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
16294117
|
Filing Dt:
|
03/06/2019
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
Title:
|
FINFET INCLUDING TUNABLE FIN HEIGHT AND TUNABLE FIN WIDTH RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16295485
|
Filing Dt:
|
03/07/2019
|
Publication #:
|
|
Pub Dt:
|
09/10/2020
| | | | |
Title:
|
STRUCTURES AND SRAM BIT CELLS INTEGRATING COMPLEMENTARY FIELD-EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2022
|
Application #:
|
16296469
|
Filing Dt:
|
03/08/2019
|
Publication #:
|
|
Pub Dt:
|
09/10/2020
| | | | |
Title:
|
METHODS OF FORMING AN IC PRODUCT COMPRISING TRANSISTOR DEVICES WITH DIFFERENT THRESHOLD VOLTAGE LEVELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2021
|
Application #:
|
16296769
|
Filing Dt:
|
03/08/2019
|
Publication #:
|
|
Pub Dt:
|
09/10/2020
| | | | |
Title:
|
FIELD-EFFECT TRANSISTORS WITH DIFFUSION BLOCKING SPACER SECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2020
|
Application #:
|
16298309
|
Filing Dt:
|
03/11/2019
|
Publication #:
|
|
Pub Dt:
|
09/17/2020
| | | | |
Title:
|
DEVICE/HEALTH OF LINE (HOL) AWARE EBEAM BASED OVERLAY (EBO OVL) STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16298354
|
Filing Dt:
|
03/11/2019
|
Title:
|
THREE DIMENSIONAL OPTICAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2023
|
Application #:
|
16298413
|
Filing Dt:
|
03/11/2019
|
Publication #:
|
|
Pub Dt:
|
09/17/2020
| | | | |
Title:
|
MULTI-LEVEL FERROELECTRIC MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
16298446
|
Filing Dt:
|
03/11/2019
|
Title:
|
ELECTRO-OPTIC MODULATORS WITH STACKED METAL, DIELECTRIC, AND ACTIVE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16352420
|
Filing Dt:
|
03/13/2019
|
Publication #:
|
|
Pub Dt:
|
09/17/2020
| | | | |
Title:
|
CMOS-BASED INTEGRATED CIRCUIT PRODUCTS WITH ISOLATED P-WELLS FOR BODY-BIASING TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2022
|
Application #:
|
16360183
|
Filing Dt:
|
03/21/2019
|
Publication #:
|
|
Pub Dt:
|
09/24/2020
| | | | |
Title:
|
FORMING TWO PORTION SPACER AFTER METAL GATE AND CONTACT FORMATION, AND RELATED IC STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2021
|
Application #:
|
16363585
|
Filing Dt:
|
03/25/2019
|
Publication #:
|
|
Pub Dt:
|
10/01/2020
| | | | |
Title:
|
INTERCONNECTS SEPARATED BY A DIELECTRIC REGION FORMED USING REMOVABLE SACRIFICIAL PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2020
|
Application #:
|
16364465
|
Filing Dt:
|
03/26/2019
|
Publication #:
|
|
Pub Dt:
|
07/18/2019
| | | | |
Title:
|
SKIP VIA STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2023
|
Application #:
|
16365121
|
Filing Dt:
|
03/26/2019
|
Publication #:
|
|
Pub Dt:
|
10/01/2020
| | | | |
Title:
|
PEAKING INDUCTOR EMBEDDED WITHIN A T-COIL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2021
|
Application #:
|
16366187
|
Filing Dt:
|
03/27/2019
|
Publication #:
|
|
Pub Dt:
|
10/01/2020
| | | | |
Title:
|
APPARATUS AND METHOD FOR IN-MEMORY BINARY CONVOLUTION FOR ACCELERATING DEEP BINARY NEURAL NETWORKS BASED ON A NON-VOLATILE MEMORY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16366447
|
Filing Dt:
|
03/27/2019
|
Title:
|
MULTI-CHANNEL POWER COMBINER WITH PHASE ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16366811
|
Filing Dt:
|
03/27/2019
|
Publication #:
|
|
Pub Dt:
|
07/18/2019
| | | | |
Title:
|
NANOWIRE FORMATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2020
|
Application #:
|
16367113
|
Filing Dt:
|
03/27/2019
|
Publication #:
|
|
Pub Dt:
|
08/29/2019
| | | | |
Title:
|
METHOD AND APPARATUS FOR USING BACK GATE BIASING FOR POWER AMPLIFIERS FOR MILLIMETER WAVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2022
|
Application #:
|
16367733
|
Filing Dt:
|
03/28/2019
|
Publication #:
|
|
Pub Dt:
|
10/01/2020
| | | | |
Title:
|
SINGLE DIFFUSION CUT FOR GATE STRUCTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16368836
|
Filing Dt:
|
03/28/2019
|
Publication #:
|
|
Pub Dt:
|
10/01/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A BARRIER LAYER MADE OF TWO DIMENSIONAL MATERIALS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16369050
|
Filing Dt:
|
03/29/2019
|
Publication #:
|
|
Pub Dt:
|
07/25/2019
| | | | |
Title:
|
METHODS OF PATTERNING DIELECTRIC LAYERS FOR METALLIZATION AND RELATED STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16369788
|
Filing Dt:
|
03/29/2019
|
Publication #:
|
|
Pub Dt:
|
10/01/2020
| | | | |
Title:
|
RESISTOR STRUCTURE FOR INTEGRATED CIRCUIT, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2022
|
Application #:
|
16373620
|
Filing Dt:
|
04/02/2019
|
Publication #:
|
|
Pub Dt:
|
10/08/2020
| | | | |
Title:
|
ASYMMETRIC FET FOR FDSOI DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2021
|
Application #:
|
16374969
|
Filing Dt:
|
04/04/2019
|
Publication #:
|
|
Pub Dt:
|
07/25/2019
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH SUBSTANTIALLY STRAIGHT CONTACT PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2021
|
Application #:
|
16376234
|
Filing Dt:
|
04/05/2019
|
Publication #:
|
|
Pub Dt:
|
10/08/2020
| | | | |
Title:
|
ADDITIONAL SPACER FOR SELF-ALIGNED CONTACT FOR ONLY HIGH VOLTAGE FINFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
16379066
|
Filing Dt:
|
04/09/2019
|
Publication #:
|
|
Pub Dt:
|
08/01/2019
| | | | |
Title:
|
MECHANICALLY STABLE COBALT CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
16382184
|
Filing Dt:
|
04/11/2019
|
Publication #:
|
|
Pub Dt:
|
10/15/2020
| | | | |
Title:
|
EPITAXIAL STRUCTURES OF SEMICONDUCTOR DEVICES THAT ARE INDEPENDENT OF LOCAL PATTERN DENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2021
|
Application #:
|
16382718
|
Filing Dt:
|
04/12/2019
|
Publication #:
|
|
Pub Dt:
|
10/15/2020
| | | | |
Title:
|
DIODE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16385197
|
Filing Dt:
|
04/16/2019
|
Title:
|
SINGLE DIFFUSION BREAKS FORMED WITH LINER PROTECTION FOR SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16385436
|
Filing Dt:
|
04/16/2019
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
SPACER STRUCTURES ON TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16386363
|
Filing Dt:
|
04/17/2019
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
FIELD-EFFECT TRANSISTORS WITH SELF-ALIGNED AND NON-SELF-ALIGNED CONTACT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16386545
|
Filing Dt:
|
04/17/2019
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
SHAPED GATE CAPS IN DIELECTRIC-LINED OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2021
|
Application #:
|
16386902
|
Filing Dt:
|
04/17/2019
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
MIDDLE OF LINE GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2021
|
Application #:
|
16388500
|
Filing Dt:
|
04/18/2019
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR WITH EMITTER BASE JUNCTION OXIDE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
16388607
|
Filing Dt:
|
04/18/2019
|
Title:
|
NEUROMORPHIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2020
|
Application #:
|
16389331
|
Filing Dt:
|
04/19/2019
|
Title:
|
BITCELLS FOR A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
16390232
|
Filing Dt:
|
04/22/2019
|
Publication #:
|
|
Pub Dt:
|
08/15/2019
| | | | |
Title:
|
VERTICAL FIELD EFFECT TRANSISTOR WITH SELF-ALIGNED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16390473
|
Filing Dt:
|
04/22/2019
|
Publication #:
|
|
Pub Dt:
|
10/22/2020
| | | | |
Title:
|
METAL GATE FOR A FIELD EFFECT TRANSISTOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
16394421
|
Filing Dt:
|
04/25/2019
|
Publication #:
|
|
Pub Dt:
|
08/15/2019
| | | | |
Title:
|
CASCODE HETEROJUNCTION BIPOLAR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2021
|
Application #:
|
16396775
|
Filing Dt:
|
04/29/2019
|
Publication #:
|
|
Pub Dt:
|
10/29/2020
| | | | |
Title:
|
MASK-FREE METHODS OF FORMING STRUCTURES IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
16396916
|
Filing Dt:
|
04/29/2019
|
Publication #:
|
|
Pub Dt:
|
10/29/2020
| | | | |
Title:
|
IC PRODUCT WITH A NOVEL BIT CELL DESIGN AND A MEMORY ARRAY COMPRISING SUCH BIT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2020
|
Application #:
|
16398312
|
Filing Dt:
|
04/30/2019
|
Title:
|
PROCESS DESIGN KIT (PDK) WITH DESIGN SCAN SCRIPT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2021
|
Application #:
|
16400481
|
Filing Dt:
|
05/01/2019
|
Publication #:
|
|
Pub Dt:
|
11/05/2020
| | | | |
Title:
|
MULTIPLE PATTERNING WITH SELF-ALIGNMENT PROVIDED BY SPACERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16404161
|
Filing Dt:
|
05/06/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTORS HAVING BASES WITH DIFFERENT ELEVATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2022
|
Application #:
|
16404881
|
Filing Dt:
|
05/07/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
EDGE CELL SIGNAL LINE ANTENNA DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2022
|
Application #:
|
16405325
|
Filing Dt:
|
05/07/2019
|
Publication #:
|
|
Pub Dt:
|
08/29/2019
| | | | |
Title:
|
CHIP PACKAGE WITH EMITTER FINGER CELLS SPACED BY DIFFERENT SPACINGS FROM A HEAT SINK TO PROVIDE REDUCED TEMPERATURE VARIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16405368
|
Filing Dt:
|
05/07/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
FIELD-EFFECT TRANSISTORS WITH LATERALLY-SERPENTINE GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2021
|
Application #:
|
16405469
|
Filing Dt:
|
05/07/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
FIELD-EFFECT TRANSISTORS WITH VERTICALLY-SERPENTINE GATES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16406071
|
Filing Dt:
|
05/08/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
GATE-ALL-AROUND FIELD EFFECT TRANSISTORS HAVING END PORTIONS OF NANOSHEET CHANNEL LAYERS ADJACENT TO SOURCE/DRAIN REGIONS BEING WIDER THAN THE CENTER PORTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16407744
|
Filing Dt:
|
05/09/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
SHAPED GATE CAPS IN SPACER-LINED OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2021
|
Application #:
|
16408536
|
Filing Dt:
|
05/10/2019
|
Publication #:
|
|
Pub Dt:
|
11/12/2020
| | | | |
Title:
|
CAPACITOR STRUCTURE FOR INTEGRATED CIRCUIT, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16411237
|
Filing Dt:
|
05/14/2019
|
Publication #:
|
|
Pub Dt:
|
10/31/2019
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FLEXIBLE POWER STAPLE INSERTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2020
|
Application #:
|
16411775
|
Filing Dt:
|
05/14/2019
|
Publication #:
|
|
Pub Dt:
|
08/29/2019
| | | | |
Title:
|
MERGE MANDREL FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2021
|
Application #:
|
16413168
|
Filing Dt:
|
05/15/2019
|
Publication #:
|
|
Pub Dt:
|
11/19/2020
| | | | |
Title:
|
VERTICAL FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2020
|
Application #:
|
16413613
|
Filing Dt:
|
05/16/2019
|
Publication #:
|
|
Pub Dt:
|
11/19/2020
| | | | |
Title:
|
STACKED SEMICONDUCTOR DEVICES HAVING DISSIMILAR-SIZED DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16414203
|
Filing Dt:
|
05/16/2019
|
Publication #:
|
|
Pub Dt:
|
09/12/2019
| | | | |
Title:
|
METHODS OF FORMING STACKED SOI SEMICONDUCTOR DEVICES WITH BACK BIAS MECHANISM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16415519
|
Filing Dt:
|
05/17/2019
|
Publication #:
|
|
Pub Dt:
|
09/05/2019
| | | | |
Title:
|
FIELD-EFFECT TRANSISTORS WITH FINS FORMED BY A DAMASCENE-LIKE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2021
|
Application #:
|
16416477
|
Filing Dt:
|
05/20/2019
|
Publication #:
|
|
Pub Dt:
|
10/10/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICES HAVING SILICON/GERMANIUM ACTIVE REGIONS WITH DIFFERENT GERMANIUM CONCENTRATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16421730
|
Filing Dt:
|
05/24/2019
|
Title:
|
ACTIVITY-AWARE SUPPLY VOLTAGE AND BIAS VOLTAGE COMPENSATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16423035
|
Filing Dt:
|
05/26/2019
|
Publication #:
|
|
Pub Dt:
|
11/26/2020
| | | | |
Title:
|
CONTACT STRUCTURES OVER AN ACTIVE REGION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2020
|
Application #:
|
16424605
|
Filing Dt:
|
05/29/2019
|
Publication #:
|
|
Pub Dt:
|
09/12/2019
| | | | |
Title:
|
WRITE ASSIST
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
16425360
|
Filing Dt:
|
05/29/2019
|
Publication #:
|
|
Pub Dt:
|
12/03/2020
| | | | |
Title:
|
NON-VOLATILE MEMORY ELEMENT ARRAYS IN A WHEATSTONE BRIDGE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16425387
|
Filing Dt:
|
05/29/2019
|
Publication #:
|
|
Pub Dt:
|
05/14/2020
| | | | |
Title:
|
TEST STRUCTURES CONNECTED WITH THE LOWEST METALLIZATION LEVELS IN AN INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16426551
|
Filing Dt:
|
05/30/2019
|
Title:
|
HETEROGENEOUS DIRECTIONAL COUPLERS FOR PHOTONICS CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2022
|
Application #:
|
16427500
|
Filing Dt:
|
05/31/2019
|
Publication #:
|
|
Pub Dt:
|
12/03/2020
| | | | |
Title:
|
VACUUM SYSTEM FOR REMOVING CAUSTIC PARTICULATE MATTER FROM VARIOUS ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16428842
|
Filing Dt:
|
05/31/2019
|
Publication #:
|
|
Pub Dt:
|
09/19/2019
| | | | |
Title:
|
POWER AMPLIFIER FOR MILLIMETER WAVE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
16428975
|
Filing Dt:
|
06/01/2019
|
Title:
|
METHOD AND SYSTEM FOR GENERATING A SAW-TOOTH SIGNAL WITH FAST FLY BACK INTERVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16429536
|
Filing Dt:
|
06/03/2019
|
Publication #:
|
|
Pub Dt:
|
12/03/2020
| | | | |
Title:
|
CURVILINEAR MASK MODELS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2020
|
Application #:
|
16429547
|
Filing Dt:
|
06/03/2019
|
Title:
|
MEASUREMENT CIRCUITS FOR LOGIC PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16429702
|
Filing Dt:
|
06/03/2019
|
Publication #:
|
|
Pub Dt:
|
12/03/2020
| | | | |
Title:
|
ABSOLUTE PHASE MEASUREMENT TESTING DEVICE AND TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2021
|
Application #:
|
16430843
|
Filing Dt:
|
06/04/2019
|
Publication #:
|
|
Pub Dt:
|
12/10/2020
| | | | |
Title:
|
METHOD FOR FORMING LATERAL HETEROJUNCTION BIPOLAR DEVICES AND THE RESULTING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
16432899
|
Filing Dt:
|
06/05/2019
|
Publication #:
|
|
Pub Dt:
|
12/10/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH WIDE GATE-TO-GATE SPACING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2020
|
Application #:
|
16433626
|
Filing Dt:
|
06/06/2019
|
Publication #:
|
|
Pub Dt:
|
10/24/2019
| | | | |
Title:
|
FINFET WITH MULTILAYER FINS FOR MULTI-VALUE LOGIC (MVL) APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2021
|
Application #:
|
16434136
|
Filing Dt:
|
06/06/2019
|
Publication #:
|
|
Pub Dt:
|
12/10/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES WITH UNIFORM GATE HEIGHT AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
16435563
|
Filing Dt:
|
06/10/2019
|
Publication #:
|
|
Pub Dt:
|
12/10/2020
| | | | |
Title:
|
GATE CAPPING LAYERS OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2021
|
Application #:
|
16436117
|
Filing Dt:
|
06/10/2019
|
Publication #:
|
|
Pub Dt:
|
10/10/2019
| | | | |
Title:
|
FULLY ALIGNED VIA IN GROUND RULE REGION
|
|