|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11263398
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
MODULE ASSEMBLY AND METHOD FOR STACKED BGA PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11263426
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
MODULE ASSEMBLY FOR STACKED BGA PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11263509
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
ASSEMBLY FOR STACKED BGA PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11263885
|
Filing Dt:
|
11/01/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
PROCESS FOR INCREASING FEATURE DENSITY DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11264091
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11264120
|
Filing Dt:
|
11/01/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
HIGH SPEED REDUNDANT DATA SENSING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11264129
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11264965
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11264972
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11265275
|
Filing Dt:
|
11/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11265350
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
A METHOD OF FABRICATING A SEMICONDUCTOR DIE PACKAGE HAVING IMPROVED INDUCTANCE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11265449
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
ELECTRO- AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11265750
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
ELECTRO-AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11266622
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
HIGH SPEED DIGITAL SIGNAL INPUT BUFFER AND METHOD USING PULSED POSITIVE FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11266837
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
METHODS FOR CREATING ELECTROPHORETICALLY INSULATED VIAS IN SEMICONDUCTIVE SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11266914
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
LOW K INTERLEVEL DIELECTRIC LAYER FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11266972
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
STACKED DIE MODULE AND TECHNIQUES FOR FORMING A STACKED DIE MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11267009
|
Filing Dt:
|
11/04/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
TECHNIQUE TO CONTROL TUNNELING CURRENTS IN DRAM CAPACITORS, CELLS, AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11268095
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
STACKABLE BALL GRID ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11268884
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11269053
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES AND METHODS OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11269069
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
WAFER BACK SIDE COATING TO BALANCE STRESS FROM PASSIVATION LAYER ON FRONT OF WAFER AND BE USED AS DIE ATTACH ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11269085
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
RESILIENT CONTACT PROBES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11269247
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2008
|
Application #:
|
11269248
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11269403
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11270308
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
CHARGE-PUMP DEVICE WITH INCREASED CURRENT OUTPUT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11270914
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
Multifrequency plasma reactor and method of etching
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11271024
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
LOCAL DIGIT LINE ARCHITECTURE AND METHOD FOR MEMORY DEVICES HAVING MULTI-BIT OR LOW CAPACITANCE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11271544
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING NOISE INTERFERENCE IN DIGITAL DIFFERENTIAL INPUT RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11271778
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
PROCESSOR MULTI-PARTITION SECURITY ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11273622
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
PARITY BIT SYSTEM FOR A CAM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11273820
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
Title:
|
CONDITIONING OF A REACTION CHAMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11274622
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
STRUCTURED, ELECTRICALLY-FORMED FLOATING GATE FOR FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11274727
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11275085
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT INSULATORS AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11275809
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11276477
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
MEMORY WITH WEIGHTED MULTI-PAGE READ
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11276480
|
Filing Dt:
|
03/01/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
NAND MEMORY DEVICE COLUMN CHARGING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11276719
|
Filing Dt:
|
03/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
DIE LOSS ESTIMATION USING UNIVERSAL IN-LINE METRIC (UILM)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11277222
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
ELECTRICAL DEVICES WITH MULTI-WALLED RECESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11277292
|
Filing Dt:
|
03/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
METHOD OF PACKAGING INTEGRATED CIRCUIT DEVICES USING PREFORMED CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11277338
|
Filing Dt:
|
03/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
DIE BASED TRIMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11277436
|
Filing Dt:
|
03/24/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
MEMORY DEVICE WITH VARIABLE TRIM SETTINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11279378
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY ELECTRONIC DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11279381
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
12/07/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY ELECTRONIC DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11279384
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
INTEGRATED ELECTRONIC NON-VOLATILE MEMORY DEVICE HAVING NAND STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
11279385
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
NON-VOLATILE ELECTRONIC MEMORY DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
11279663
|
Filing Dt:
|
04/13/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
METHOD AND CIRCUIT FOR SIMULTANEOUSLY PROGRAMMING MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11280469
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
FLASH DEVICE SECURITY METHOD UTILIZING A CHECK REGISTER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11280648
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
Title:
|
MOLDED STIFFENER FOR THIN SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11280803
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
METHOD FOR CONFIGURING A VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
11281123
|
Filing Dt:
|
11/17/2005
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
Title:
|
BANDGAP REFERENCE CIRCUIT WITH A SHARED RESISTIVE NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11282893
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
METHODS FOR MARKING A BARE SEMICONDUCTOR DIE INCLUDING APPLYING A TAPE HAVING ENERGY-MARKABLE PROPERTIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11282922
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
METHODS RELATING TO SINGULATING SEMICONDUCTOR WAFERS AND WAFER SCALE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11283015
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
DIELECTRIC PLUG IN MOSFETS TO SUPPRESS SHORT-CHANNEL EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11285897
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
METHODS OF FORMING A CONTACT OPENING IN A SEMICONDUCTOR ASSEMBLY USING A DISPOSABLE HARD MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11285967
|
Filing Dt:
|
11/22/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SCALABLE GATE AND STORAGE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11286670
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
HIGH DENSITY MEMORY DEVICES HAVING IMPROVED CHANNEL WIDTHS AND CELL SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11286918
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
MRAM Integrated Circuits, MRAM Circuits, and System for Testing MRAM Integrated Circuits
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11287038
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE HAVING NON-LINEAR ACTIVE AREA PILLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11287417
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH TEST ROWS FOR DISTURB DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
11288428
|
Filing Dt:
|
11/29/2005
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
HIGH SPEED WORDLINE DECODER FOR DRIVING A LONG WORDLINE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11288717
|
Filing Dt:
|
11/29/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
COMPARATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2008
|
Application #:
|
11288816
|
Filing Dt:
|
11/29/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
CARBON NANOTUBE FIELD EFFECT TRANSISTOR AND METHODS FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11289127
|
Filing Dt:
|
11/29/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
HIGH DENSITY MEMORY ARRAY HAVING INCREASED CHANNEL WIDTHS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11289336
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A CYLINDRICAL CAPACITOR AND METHOD FOR MANUFACTURING THE SAME USING A TWO-LAYER STRUCTURE AND ETCHING TO PREVENT BLOCKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11290509
|
Filing Dt:
|
12/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A MEMORY PORTION AND A PERIPHERAL CIRCUIT PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11291176
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING DAMASCENE TRENCHES WITH CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11291780
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
STACKED-TYPE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11292028
|
Filing Dt:
|
12/01/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE HAVING FIRST AND SECOND PAIRS OF WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
11293245
|
Filing Dt:
|
12/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
METHOD OF FORMING PIXEL CELL HAVING A GRATED INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11293333
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
PROCESS FOR MONITORING MEASURING DEVICE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11293634
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
MEASURE-CONTROLLED DELAY CIRCUITS WITH REDUCED PHASE ERROR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11293760
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
FLASH CELL FUSE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11293946
|
Filing Dt:
|
12/05/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
APPARATUS AND METHOD FOR SEMICONDUCTOR DEVICE REPAIR WITH REDUCED NUMBER OF PROGRAMMABLE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
11294729
|
Filing Dt:
|
12/05/2005
|
Title:
|
LINE AMPLIFIER TO SUPPLEMENT LINE DRIVER IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11295445
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING NOISE REDUCTION WHILE PRESERVING EDGES FOR IMAGERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11296057
|
Filing Dt:
|
12/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
SEMICONDUCTOR COMPONENTS HAVING THROUGH WIRE INTERCONNECTS (TWI)
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
11297181
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
DELAY STAGE-INTERWEAVED ANALOG DLL/PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11297184
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
DELAY STAGE-INTERWEAVED ANALOG DLL/PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11297567
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
LANTHANIDE YTTRIUM ALUMINUM OXIDE DIELECTRIC FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11297613
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR TESTING A MEMORY DEVICE WITH COMPRESSED DATA USING A SINGLE OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11297741
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
HAFNIUM TANTALUM TITANIUM OXIDE FILMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11297768
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
DELAY STAGE-INTERWEAVED ANALOG DLL/PLL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11297901
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING INTEGRATED CIRCUIT TIMING MARGINS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
11298013
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SINGLE LEVEL CELL PROGRAMMING IN A MULTIPLE LEVEL CELL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11298163
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR TESTING WRITE STROBE TIMING MARGINS IN MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11298614
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD AND APPARATUS PROCESSING VARIABLE RESISTANCE MEMORY CELL WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11298884
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
ENHANCED MULTI-BIT NON-VOLATILE MEMORY DEVICE WITH RESONANT TUNNEL BARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
11299225
|
Filing Dt:
|
12/09/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
DIE STACKING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11299590
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUITRY AND ARCHITECTURE TO WRITE DATA INTO AND/OR READ FROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11299868
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
MEMORY REDUNDANCY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11299888
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR HIGH RESOLUTION ZQ CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11300034
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN USING CHARGE PUMP MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
11300053
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
ELECTRONIC MEMORY DEVICE HAVING HIGH DENSITY NON-VOLATILE MEMORY CELLS AND A REDUCED CAPACITIVE INTERFERENCE CELL-TO-CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11300145
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
ELECTRONIC MEMORY DEVICE HAVING HIGH INTEGRATION DENSITY NON-VOLATILE MEMORY CELLS AND A REDUCED CAPACITIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11300151
|
Filing Dt:
|
12/13/2005
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
Title:
|
MULTI-CHIP ELECTRONIC PACKAGE AND COOLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11300378
|
Filing Dt:
|
12/15/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
LIGHT SENSOR HAVING UNDULATING FEATURES FOR CMOS IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
11301189
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
Title:
|
PROGRAMMING FLASH MEMORIES
|
|