Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 008423/0001 | |
| Pages: | 214 |
| | Recorded: | 03/25/1997 | | |
| Conveyance: | RELEASE OF SECURITY INTEREST IN PATENTS LISTED UNDER 4A AND 4B PURSUANT TO AGREEMENT OF PURCHASE AND SALE OF ASSETS BETWEEN CIRRUS LOGIC, INC., CIRRUS LOGIC INTERNATIONAL, LTD. AND LEXAR MICROSYSTEMS, INC. DATED SEPTEMBER 16, 1996 |
|
|
Total properties:
8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08037893
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE INCORPORATING WEAR LEVELING TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
08038668
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08131495
|
Filing Dt:
|
10/04/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE INCORPORATING WEAR LEVELING TECHNIQUE WITHOUT USING CAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08326239
|
Filing Dt:
|
10/20/1994
|
|
Title:
|
MAIN NOZZLE ACCELERATOR CHAMBER FOR AN AIR-JET LOOM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08420239
|
Filing Dt:
|
04/11/1995
|
|
Title:
|
HIGH PERFORMANCE METHOD OF AND SYSTEM FOR SELECTING ONE OF A PLURALITY OF IC CHIPS WHILE REQUIRING MINIMAL SELECT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08509706
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
DIRECT LOGICAL BLOCK ADDRESSING FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08515188
|
Filing Dt:
|
08/15/1995
|
|
Title:
|
A NON-VOLATILE MEMORY SYSTEM OF MULTI-LEVEL TRANSISTOR CELLS AND METHODS USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08527484
|
Filing Dt:
|
09/13/1995
|
|
Title:
|
METHOD OF AND ARCHITECTURE FOR CONTROLLING SYSTEM DATA WITH AUTOMATIC WEAR LEVELING IN A SEMICONDUCTOR NON-VOLATILE MASS STORAGE MEMORY
|
|
|
Assignee
|
|
|
|
|
| 1455 MARKET STREET, 12TH FLOOR |
| SAN FRANCISCO, CALIFORNIA 94103 |
|
|
Correspondence name and address
|
| |
BROBECK, PHLEGER & HARRISON LLP
|
| |
MARY R. HOETS
|
| |
SPEAR STREET TOWER, ONE MARKET
|
| |
SAN FRANCISCO, CA 94105
|
Search Results as of:
05/30/2024 01:24 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
