skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:030370/0008   Pages: 3
Recorded: 05/07/2013
Attorney Dkt #:MERGER - ENTERPRISE PEND
Conveyance: MERGER (SEE DOCUMENT FOR DETAILS).
Total properties: 14
1
Patent #:
Issue Dt:
09/17/2013
Application #:
12840218
Filing Dt:
07/20/2010
Publication #:
Pub Dt:
01/26/2012
Title:
TIERED INTEGRATED CIRCUIT ASSEMBLY AND A METHOD FOR MANUFACTURING THE SAME
2
Patent #:
Issue Dt:
11/05/2013
Application #:
12964227
Filing Dt:
12/09/2010
Publication #:
Pub Dt:
06/14/2012
Title:
COMPACT MULTI-DIRECTION PROXIMITY SENSOR DEVICE AND METHOD
3
Patent #:
Issue Dt:
04/22/2014
Application #:
12967096
Filing Dt:
12/14/2010
Publication #:
Pub Dt:
06/14/2012
Title:
SYSTEM AND METHOD FOR DETERMINING POWER SUPPLY NOISE IN AN INTEGRATED CIRCUIT
4
Patent #:
NONE
Issue Dt:
Application #:
13009664
Filing Dt:
01/19/2011
Publication #:
Pub Dt:
07/19/2012
Title:
Shared Electrostatic Discharge Protection For Integrated Circuits, Integrated Circuit Assemblies And Methods For Protecting Input/Output Circuits
5
Patent #:
Issue Dt:
10/08/2013
Application #:
13023991
Filing Dt:
02/09/2011
Publication #:
Pub Dt:
08/09/2012
Title:
HIGH SPEED INTERFACE FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)
6
Patent #:
Issue Dt:
12/31/2013
Application #:
13048429
Filing Dt:
03/15/2011
Publication #:
Pub Dt:
09/20/2012
Title:
APPARATUS AND METHOD FOR FORMING A SOLID IMMERSION LENS USING A BINARY BITMAP MILLING PATTERN
7
Patent #:
Issue Dt:
01/21/2014
Application #:
13076640
Filing Dt:
03/31/2011
Publication #:
Pub Dt:
10/04/2012
Title:
FAST LOCK CLOCK-DATA RECOVERY FOR PHASE STEPS
8
Patent #:
Issue Dt:
05/26/2015
Application #:
13287194
Filing Dt:
11/02/2011
Publication #:
Pub Dt:
05/02/2013
Title:
LAMINATE INTERCONNECT HAVING A COAXIAL VIA STRUCTURE
9
Patent #:
NONE
Issue Dt:
Application #:
13287323
Filing Dt:
11/02/2011
Publication #:
Pub Dt:
05/02/2013
Title:
SYSTEM AND METHOD FOR FABRICATING A LAMINATE STRUCTURE
10
Patent #:
Issue Dt:
11/05/2013
Application #:
13365291
Filing Dt:
02/03/2012
Publication #:
Pub Dt:
08/08/2013
Title:
DIGITAL-TO-ANALOG CONVERTER (DAC) WITH COMMON MODE TRACKING AND ANALOG-TO-DIGITAL CONVERTER (ADC) FUNCTIONALITY TO MEASURE DAC COMMON MODE VOLTAGE
11
Patent #:
Issue Dt:
02/13/2018
Application #:
13404860
Filing Dt:
02/24/2012
Publication #:
Pub Dt:
08/29/2013
Title:
LATCHING PSEUDO-DUAL-PORT MEMORY MULTIPLEXER
12
Patent #:
Issue Dt:
09/16/2014
Application #:
13408621
Filing Dt:
02/29/2012
Publication #:
Pub Dt:
08/29/2013
Title:
DEEPLY PIPELINED INTEGRATED MEMORY BUILT-IN SELF-TEST (BIST) SYSTEM AND METHOD
13
Patent #:
Issue Dt:
04/15/2014
Application #:
13437662
Filing Dt:
04/02/2012
Publication #:
Pub Dt:
10/03/2013
Title:
PHASE-LOCKED LOOP CALIBRATION SYSTEM AND METHOD
14
Patent #:
Issue Dt:
10/07/2014
Application #:
13548234
Filing Dt:
07/13/2012
Publication #:
Pub Dt:
01/16/2014
Title:
BALL GRID ARRAY (BGA) AND PRINTED CIRCUIT BOARD (PCB) VIA PATTERN TO REDUCE DIFFERENTIAL MODE CROSSTALK BETWEEN TRANSMIT AND RECEIVE DIFFERENTIAL SIGNAL PAIRS
Assignor
1
Exec Dt:
10/30/2012
Assignee
1
NO. 1 YISHUN AVENUE 7
SINGAPORE, SINGAPORE 768923
Correspondence name and address
KATHY MANKE
4380 ZIEGLER ROAD
FORT COLLINS, CO 80525

Search Results as of: 05/25/2024 12:19 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT