Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 012141/0011 | |
| Pages: | 6 |
| | Recorded: | 08/29/2001 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09864276
|
Filing Dt:
|
05/25/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
SIGNAL DISTRIBUTION SCHEME IN FIELD PROGRAMMABLE GATE ARRAY (FPGA) OR FIELD PROGRAMMABLE SYSTEM CHIP (FPSC) INCLUDING CYCLE STEALING UNITS
|
|
Assignee
|
|
|
9333 S. JOHN YOUNG PARKWAY, ROOM 301E1211 |
ORLANDO, FLORIDA 32819 |
|
Correspondence name and address
|
|
MANELLI DENISON & SELTER PLLC
|
|
WILLIAM H. BOLLMAN
|
|
2000 M STREET, NW SUITE 700
|
|
WASHINGTON, DC 20036
|
Search Results as of:
05/23/2024 10:48 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|