Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 056483/0012 | |
| Pages: | 7 |
| | Recorded: | 06/09/2021 | | |
Attorney Dkt #: | 4262/0001 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
4
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
14562110
|
Filing Dt:
|
12/05/2014
|
Title:
|
Storage Architecture for Storage Class Memories
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
15159654
|
Filing Dt:
|
05/19/2016
|
Title:
|
Endurance Aware Raid Scheme for Flash Based SSDS with FPGA Optimized Implementation
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
15159703
|
Filing Dt:
|
05/19/2016
|
Title:
|
INPUT OUTPUT SCHEDULING FOR SOLID STATE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15421122
|
Filing Dt:
|
01/31/2017
|
Title:
|
HIGH PERFORMANCE AND LOW-LATENCY REPLICATION USING STORAGE MIRRORING
|
|
Assignee
|
|
|
1289 ANVILWOOD AVENUE |
SUNNYVALE, CALIFORNIA 94089 |
|
Correspondence name and address
|
|
ROBERT M. ASHER
|
|
SUNSTEIN LLP, 100 HIGH STREET
|
|
BOSTON, MA 02110
|
Search Results as of:
06/03/2024 11:42 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|