Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 026577/0017 | |
| Pages: | 6 |
| | Recorded: | 07/12/2011 | | |
Attorney Dkt #: | X-2742-1D US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
13180782
|
Filing Dt:
|
07/12/2011
|
Title:
|
LATCH BASED OPTIMIZATION DURING IMPLEMENTATION OF CIRCUIT DESIGNS FOR PROGRAMMABLE LOGIC DEVICES
|
|
Assignee
|
|
|
2100 LOGIC DRIVE |
SAN JOSE, CALIFORNIA 95124 |
|
Correspondence name and address
|
|
XILINX, INC.
|
|
2100 LOGIC DR
|
|
ATTN: LEGAL DEPT
|
|
SAN JOSE, CA 95124
|
Search Results as of:
11/10/2024 12:53 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|