|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09062205
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR LOCAL OPTIMIZATION OF THE GLOBAL ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09062217
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR HIERARCHICAL GLOBAL ROUTING DESCEND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09062218
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
NET ROUTING USING BASIS ELEMENT DECOMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09062219
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
MEMORY-SAVING METHOD AND APPARATUS FOR PARTITIONING HIGH FANOUT NETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09062246
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR COARSE GLOBAL ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09062254
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD FOR I/O DEVICE LAYOUT DURING INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09062309
|
Filing Dt:
|
04/17/1998
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PARALLEL SIMULTANEOUS GLOBAL AND DETAIL ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09062310
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR MINIMIZATION OF PROCESS DEFECTS WHILE ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09062418
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR PARALLEL ROUTING LOCKING MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09062432
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
METHOD AND APPARATUS FOR PARALLEL STEINER TREE ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
09062606
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
BONDING SILICON WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09063801
|
Filing Dt:
|
04/21/1998
|
|
Title:
|
TEST CIRCUITRY FOR DETERMINING THE DEFECT DENSITY OF A SEMICONDUCTOR PROCESS AS A FUNCTION OF INDIVIDUAL METAL LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09064802
|
Filing Dt:
|
04/22/1998
|
|
Title:
|
AUTOMATING PHOTOLITHOGRAPHY IN THE FABRICATION OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09067545
|
Filing Dt:
|
04/27/1998
|
|
Title:
|
MULTISTEP TUNGSTEN CVD PROCESS WITH AMORPHIZATION STEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09069027
|
Filing Dt:
|
04/27/1998
|
|
Title:
|
METAL-ENCAPSULATED POLYSILICON GATE AND INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09069215
|
Filing Dt:
|
04/29/1998
|
|
Title:
|
IMPROVED COMPLEMENTARY SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
09070188
|
Filing Dt:
|
04/30/1998
|
|
Title:
|
ANTIFUSE DEVICE FOR USE ON A FIELD PROGRAMMABLE INTERCONNECT CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09070387
|
Filing Dt:
|
04/30/1998
|
|
Title:
|
ELECTRODEPOSITION APPARATUS FOR COATING WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
09070671
|
Filing Dt:
|
04/30/1998
|
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING CAPACITIVE EXTENSION SPOKES AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
09071006
|
Filing Dt:
|
05/01/1998
|
|
Title:
|
METHOD FOR MAKING INP HETEROSTRUCTURE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09072248
|
Filing Dt:
|
05/04/1998
|
|
Title:
|
LOW THERMAL EXPANSION COMPOSITE COMPRISING BODIES OF NEGATIVE CTE MATERIAL DISPOSED WITHIN A POSITIVE CTE MATRIX
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09072369
|
Filing Dt:
|
05/04/1998
|
|
Title:
|
BOND PAD DESIGN FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09072566
|
Filing Dt:
|
05/05/1998
|
|
Title:
|
METHOD AND APPARATUS FOR SPECIFYING MULTIPLE POWER DOMAINS IN ELECTRONIC CIRCUIT DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09072570
|
Filing Dt:
|
05/05/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ZERO SKEW ROUTING FROM A FIXED H TRUNK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09072705
|
Filing Dt:
|
05/05/1998
|
|
Title:
|
NON-LINEAR CIRCUIT ELEMENTS ON INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09072915
|
Filing Dt:
|
05/04/1998
|
|
Title:
|
SILICON WAFER OR DIE STRENGTH TEST FIXTURE USING HIGH PRESSURE FLUID
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09073279
|
Filing Dt:
|
05/06/1998
|
|
Title:
|
PRESSURE CONTROLLED ALIGNMENT FIXTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09073556
|
Filing Dt:
|
05/06/1998
|
|
Title:
|
INTEGRATED CIRCUIT HAVING AMORPHOUS SILICIDE LAYER IN CONTACTS AND VIAS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09074298
|
Filing Dt:
|
05/07/1998
|
|
Title:
|
PROCESS FOR DEPOSITING TITANIUM NITRIDE FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09074837
|
Filing Dt:
|
05/08/1998
|
|
Title:
|
LINEAR CAPACITOR AND PROCESS FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09075029
|
Filing Dt:
|
05/08/1998
|
|
Title:
|
HIGH VOLTAGE TOLERANT THIN FILM TRANSISTOR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09075300
|
Filing Dt:
|
05/08/1998
|
|
Title:
|
APPARATUS AND METHOD FOR TESTING A FLIP CHIP INTEGRATED CIRCUIT PACKAGE ADHESIVE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09076399
|
Filing Dt:
|
05/11/1998
|
|
Title:
|
FORMATION OF INTEGRATED CIRCUIT STRUCTURE USING ONE OR MORE SILICON LAYERS FOR IMPLANTATION AND OUT-DIFFUSION IN FORMATION OF DEFECT-FREE SOURCE/DRAIN REGIONS AND ALSO FOR SUBSEQUENT FORMATION OF SILICON NITRIDE SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09076502
|
Filing Dt:
|
05/11/1998
|
|
Title:
|
APPARATUS AND PROCESS FOR DEPOSITION OF THIN FILM ON SEMICONDUCTOR SUBSTRATE WHILE INHIBITING PARTICLE FORMATION AND DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09078093
|
Filing Dt:
|
05/13/1998
|
|
Title:
|
APPARATUS AND METHOD FOR SEPARATING A STIFFENER MEMBER FROM A FLIP CHIP INTEGRATED CIRCUIT PACKAGE SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09079413
|
Filing Dt:
|
05/13/1998
|
|
Title:
|
INDUCTOR WITH COBALT/NICKEL CORE FOR INTEGRATED CIRCUIT STRUCTURE WITH HIGH INDUCTANCE AND HIGH Q-FACTOR,
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09080430
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
APPARATUS FOR PROCESSING SILICON DEVICE WITH IMPROVED TEMPERATURE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09080992
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
DEVICE AND METHOD FOR POLISHING A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09081337
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
TECHNIQUE AND APPARATUS FOR EXTERNALLY MONITORING RPM OF SPIN RINSE DRYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09081387
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
METHOD AND SYSTEM FOR IMPROVING A PLACEMENT OF CELLS USING ENERGETIC PLACEMENT WITH ALTERNATING CONTRACTION AND EXPANSION OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09081403
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH THIN DIELECTRIC BETWEEN AT LEAST LOCAL INTERCONNECT LEVEL AND FIRST METAL INTERCONNECT LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09081406
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
POLISHING APPARATUS WITH CARRIER HEAD PIVOTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09081448
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
PACKAGING SILICON ON SILICON MULTICHIP MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09081475
|
Filing Dt:
|
05/19/1998
|
|
Title:
|
SIMPLE BICMOS PROCESS FOR CREATION OF LOW TRIGGER VOLTAGE SCR AND ZENER DIODE PAD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09082162
|
Filing Dt:
|
05/20/1998
|
|
Title:
|
METHOD OF PLANARIZING A SURFACE ON A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09082810
|
Filing Dt:
|
05/21/1998
|
|
Title:
|
HIGH RELIABILITY BEARING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09082924
|
Filing Dt:
|
05/21/1998
|
|
Title:
|
SYSTEM AND METHOD OF MANUFACTURING SEMICUSTOM INTEGRATED CIRCUITS USING RETICLE PRIMITIVES FROM A LIBRARY AND INTERCONNECT RETICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09083072
|
Filing Dt:
|
05/21/1998
|
|
Title:
|
METHOD OF ELIMINATING AGGLOMERATE PARTICLES IN A POLISHING SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09083168
|
Filing Dt:
|
05/22/1998
|
|
Title:
|
ENERGY-SENSITIVE RESIST MATERIAL AND A PROCESS FOR DEVICE FABRICATION USING AN ENERGY-SENSITIVE RESIST MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09085143
|
Filing Dt:
|
05/26/1998
|
|
Title:
|
UTILIZING A TECHNOLOGY-INDEPENDENT SYSTEM DESCRIPTION INCORPORATING A METAL LAYER DEPENDENT ATTRIBUTE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09085717
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
DISTRIBUTED COMPUTER AIDED DESIGN SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09085913
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
INTEGRATED CIRCUITS WITH TUB-TIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09086252
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
MOS TRANSISTORS WITH IMPROVED GATE DIELECTRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09088801
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
ELECTRON BEAM FAULT DETECTION OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09088852
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
METHODS AND APPARATUS FOR INCREASING METAL DENSITY IN AN INTEGRATED CIRCUIT WHILE ALSO REDUCING PARASITIC CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09089461
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
LASER FAULT CORRECTION OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09089703
|
Filing Dt:
|
06/03/1998
|
|
Title:
|
FLIP-CHIP INTEGRATED CIRCUIT ROUTING TO I/O DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09089792
|
Filing Dt:
|
06/03/1998
|
|
Title:
|
DEVICE AND METHOD OF DECREASING CIRCULAR DEFECTS AND CHARGE BUILDUP IN INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09090295
|
Filing Dt:
|
06/04/1998
|
|
Title:
|
DIELECTRIC MATERIALS OF AMORPHOUS COMPOSITIONS OF TI-O2 DOPED WITH RARE EARTH ELEMENTS AND DEVICES EMPLOYING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
09092158
|
Filing Dt:
|
06/05/1998
|
|
Title:
|
A METHOD OF FABRICATING A CONTACT WITH A POST CONTACT PLUG ANNEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09093557
|
Filing Dt:
|
06/08/1998
|
|
Title:
|
ARTICLE COMPRISING AN OXIDE LAYER ON A GAAS-BASED SEMICONDUCTOR BODY, AND METHOD OF MAKING THE ARTICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09094920
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09095468
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
SINGLE CRYSTAL SILICON ON POLYCRYSTALLINE SILLICON INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09096998
|
Filing Dt:
|
06/13/1998
|
|
Title:
|
PASSIVATED COPPER SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
09097081
|
Filing Dt:
|
06/12/1998
|
|
Title:
|
IMPROVED PERFORMANCE MONITORING CIRCUITRY FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09097488
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
HYBRID ALGORITHM FOR TEST POINT SELECTION FOR SCAN-BASED BIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09097882
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
ELECTROSTATIC PROTECTED SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09097883
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
THERMALLY ENHANCED TAPE BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09098019
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
MODIFIED MULTIPLE LAYER METAL LINE STRUCTURE FOR USE WITH TUNGSTEN- FILLED VIAS IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09098032
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
PROCESS FOR FORMING VIAS, AND TRENCHES FOR METAL LINES, IN MULTIPLE DIELECTRIC LAYERS OF INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09098172
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
LOW VOLTAGE SCREEN FOR IMPROVING THE FAULT COVERAGE OF INTEGRATED CIRCUIT PRODUCTION TEST PROGRAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09098635
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
AN IMPROVED METHOD FOR SHALLOW TRENCH ISOLATIONS WITH CHEMICAL- MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09099287
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
CLOCK DISTRIBUTION NETWORK PLANNING AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09099715
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
PROCESS FOR FABRICATING INTEGRATED CIRCUITS WITH DUAL GATE DEVICES THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09099827
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE IN WHICH GATE OXIDE THICKNESS IS SELECTED TO CONTROL PLASMA DAMAGE DURING DEVICE FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09100665
|
Filing Dt:
|
06/19/1998
|
|
Title:
|
DEVICE AND METHOD FOR REMOVING HEATSPREADER FROM AN INTEGRATED CIRCUIT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09103291
|
Filing Dt:
|
06/23/1998
|
|
Title:
|
ELECTROPLATING FIXTURE FOR HIGH DENSITY SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09104838
|
Filing Dt:
|
06/25/1998
|
|
Title:
|
PROCESS FOR USING A REMOVEABLE PLATING BUS LAYER FOR HIGH DENSITY SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09105546
|
Filing Dt:
|
06/26/1998
|
|
Title:
|
OFF-AXIS ILLUMINATOR LENS MASK FOR PHOTOLITHOGRAPHIC PROJECTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09105712
|
Filing Dt:
|
06/26/1998
|
|
Title:
|
OPTICAL MONITORING SYSTEM FOR III-V WAFER PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09106890
|
Filing Dt:
|
06/29/1998
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
AN INTEGRATED CIRCUIT DESIGN INCORPORATING A POWER MESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09107342
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A POLISHING ENDPOINT BASED UPON INFRARED SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09107767
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
LOW THRESHOLD VOLTAGE MOS TRANSISTOR AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09108091
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING AN ION-IMPLANTED POLISHING ENDPOINT LAYER WITHIN A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09108092
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
A WAFER SCALE INTEGRATED CIRCUIT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09108848
|
Filing Dt:
|
07/01/1998
|
|
Title:
|
SYSTEM AND METHOD OF MANUFACTURING SEMICUSTOM RETICLES USING RETICLE PRIMITIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09109331
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
ENDPOINT DETECTION METHOD AND APPARATUS WHICH UTILIZE AN ENDPOINT POLISHING LAYER OF CATALYST MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09109335
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A POLISHING ENDPOINT BASED UPON HEAT CONDUCTED THROUGH A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09109963
|
Filing Dt:
|
07/02/1998
|
|
Title:
|
MICROMAGNETIC DEVICE FOR DATA TRANSMISSION APPLICATIONS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09111271
|
Filing Dt:
|
07/06/1998
|
|
Title:
|
GENERATING NON-PLANAR TOPOLOGY ON THE SURFACE OF PLANAR AND NEAR-PLANAR SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09111529
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
APPARATUS FOR DETECTTING AN ENDPOINT POLISHING LAYER OF A SEMICONDUCTOR WAFER HAVING A WAFER CARRIER WITH INDEPENDENT CONCENTRIC SUB-CARRIERS AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09111534
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
ALIGNMENT TECHNIQUES FOR PHOTOLITHOGRAPHY UTILIZING MULTIPLE PHOTORESIST LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09112222
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING AN ENDPOINT POLISHING LAYER BY TRANSMITTING INFRARED LIGHT SIGNALS THROUGH A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09112403
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
IN-SITU CHEMICAL-MECHANICAL POLISHING SLURRY FORMULATION FOR COMPENSATION OF POLISH PAD DEGRADATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09113583
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
SHALLOW TRENCH ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09113594
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
SONIC ASSISTED STRENGTHENING OF GATE OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09113995
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
PLACEMENT AND ROUTING OF A BUFFER CIRCUIT FOR BUFFERING A SIGNAL EXTERNAL TO THE INTEGRATED CIRCUIT BEARING THE SINGLE CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09114345
|
Filing Dt:
|
07/13/1998
|
|
Title:
|
IMPROVED ENHANCED LAMINATION PROCESS BETWEEN HEATSPREADER TO PRESSURE SENSITIVE ADHESIVE (PSA) INTERFACE AS A STEP IN THE SEMICONDUCTOR ASSEMBLY PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09115464
|
Filing Dt:
|
07/14/1998
|
|
Title:
|
POLY ROUTING FOR CHIP INTERCONNECTS WITH MINIMAL IMPACT ON CHIP PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09116158
|
Filing Dt:
|
07/16/1998
|
|
Title:
|
ELLICIENT THREE DIMENSIONAL EXTRACTION
|
|
