|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09118661
|
Filing Dt:
|
07/16/1998
|
|
Title:
|
METAL LAYER ASSIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09120148
|
Filing Dt:
|
07/21/1998
|
|
Title:
|
RECESSED FLIP-CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09120396
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
BUILT-IN SELF-TEST CIRCUIT FOR READ CHANNEL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09120617
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
WIRE ROUTING OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09121266
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
PROCESS FOR FABRICATING A LITHOGRAPHIC MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09121283
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
ISOLATION TRENCH IN SEMICONDUCTOR SUBSTRATE WITH NITROGEN-CONTAINING BARRIER REGION, AND PROCESS FOR FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
09121284
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
APPARATUS AND METHOD FOR INTEGRATED CIRCUIT WITH VARIABLE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09122335
|
Filing Dt:
|
07/24/1998
|
|
Title:
|
LASER MARKING OF SEMICONDUCTOR WAFER SUBSTRATE WHILE INHIBITING ADHERENCE TO SUBSTRATE SURFACE OF PARTICLES GENERATED DURING LASER MARKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09123370
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
TEXT FIXTURE RETAINER FOR AN INTEGRATED CIRCUIT PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09123380
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
METHOD FOR OPTIMIZING TEST FIXTURES TO MINIMIZE VECTOR LOAD TIME FOR AUTOMATED TEST EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09126013
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
SYSTEM AND METHOD FOR SIMULATING ELECTRONIC CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09126032
|
Filing Dt:
|
07/29/1998
|
|
Title:
|
ON-CHIP CAPACITOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09127373
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
SILICON GERMANIUM HETEROSTRUCTURE BIPOLAR TRANSISTOR WITH INDIUM DOPED BASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09127486
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
UNIVERSAL I/O PAD STRUCTURE FOR IN-LINE OR STAGGERED WIRE BONDING OR ARRAYED FLIP-CHIP ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09127707
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
SYSTEM AND METHOD FOR EMPIRICALLY DETERMINING SHRINKAGE STRESSES IN A MOLDED PACKAGE AND POWER MODULE EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09128041
|
Filing Dt:
|
08/03/1998
|
|
Title:
|
SPEED-SIGNALING TESTING FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09131860
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
PROCESS FOR DEVICE FABRICATION USING A HIGH-ENERGY BORON IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09131921
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
METHOD OF DETECTING A POLISHING ENDPOINT LAYER OF A SEMICONDUCTOR WAFER WHICH INCLUDES A NON-REACTIVE REPORTING SPECIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09133606
|
Filing Dt:
|
08/13/1998
|
|
Title:
|
ELECTRONIC ASSEMBLY HAVING IMPROVED RESISTANCE TO DELAMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09135260
|
Filing Dt:
|
08/17/1998
|
|
Title:
|
METHOD OF FORMING PLANARIZED LAYERS IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09135969
|
Filing Dt:
|
08/18/1998
|
|
Title:
|
ARRANGEMENT FOR REDUCING BENDING STRESS IN AN ELECTRONICS PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09136095
|
Filing Dt:
|
08/18/1998
|
|
Title:
|
PROCESS OF CHEMICAL-MECHANICAL POLISHING AND MANUFACTURING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09137920
|
Filing Dt:
|
08/20/1998
|
|
Title:
|
THIN FILM TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
09138146
|
Filing Dt:
|
08/21/1998
|
|
Title:
|
INTEGRATED CIRCUIT CARRIER AND METHOD OF MANUFACTURING AND INTERGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09138701
|
Filing Dt:
|
08/24/1998
|
|
Title:
|
DEVICE AND METHOD FOR PARALLEL SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09138702
|
Filing Dt:
|
08/24/1998
|
|
Title:
|
DEVICE AND METHOD FOR PARALLEL SIMULATION TASK GENERATION AND DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09138741
|
Filing Dt:
|
08/24/1998
|
|
Title:
|
METHOD FOR CONTROLLED IMPLANTATION OF ELEMENTS INTO THE SURFACE OR NEAR SURFACE OF A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09140270
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
CAPACITOR IN AN INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09140275
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
METHOD FOR MAKING DUAL-POLYSILICON STRUCTURES IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09140276
|
Filing Dt:
|
08/26/1998
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
|
Title:
|
METHOD FOR FORMING DUAL-POLYSILICON STRUCTURES USING A BUILT- IN STOP LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09140564
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
SYSTEM AND METHOD FOR TESTING OF EMBEDDED PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09143037
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
PROCESS FOR SEMICONDUCTOR DEVICE FABRICATION HAVING COPPER INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09143083
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
BACKSIDE FAILURE ANALYSIS CAPABLE INTEGRATED CIRCUIT PACKAGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09143274
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
PROCESS FOR FABRICATING VERTICAL TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09144799
|
Filing Dt:
|
09/01/1998
|
|
Title:
|
APPARATUS AND METHOD FOR REDUCED-ORDER MODELING OF TIME-VARYING SYSTEMS AND COMPUTER STORAGE MEDIUM CONTAINING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09146418
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
SYSTEM AND METHOD FOR FORMING A UNIFORM THIN GATE OXIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09148028
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
METHOD AND APPARATUS FOR CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09149803
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
INTERPOSER FOR RECESSED FLIP-CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09149804
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
TRANSLATOR FOR RECESSED FLIP-CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09150076
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
ON-CHIP MISALIGNMENT INDICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09150220
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
METHOD AND APPARATUS FOR REMOVING PARTICLES FROM A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09150529
|
Filing Dt:
|
09/10/1998
|
|
Title:
|
DEVICE AND METHOD FOR FORMING SEMICONDUCTOR INTERCONNECTIONS IN AN INTEGRATED CIRCUIT SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09151077
|
Filing Dt:
|
09/10/1998
|
|
Title:
|
DIFFERENTIAL TEMPERATURE CONTROL IN CHEMICAL MECHANICAL POLISHING PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09151228
|
Filing Dt:
|
09/10/1998
|
|
Title:
|
SIMULATION FORMAT CREATION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09151900
|
Filing Dt:
|
09/11/1998
|
|
Title:
|
EXTRACTOR AND SCHEMATIC VIEWER FOR A DESIGN REPRESENTATION, AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09152185
|
Filing Dt:
|
09/12/1998
|
|
Title:
|
ARTICLE COMPRISING A MULTI-PORT VARIABLE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09152189
|
Filing Dt:
|
09/12/1998
|
|
Title:
|
ARTICLE COMPRISING AN INDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09153522
|
Filing Dt:
|
09/15/1998
|
|
Title:
|
MANUFACTURE OF MOSFET DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09156719
|
Filing Dt:
|
09/18/1998
|
|
Title:
|
METHOD OF MAKING AN ARTICLE COMPRISING AN OXIDE LAYER ON A GAAS-BASED SEMICONDUCTOR BODY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09162247
|
Filing Dt:
|
09/28/1998
|
|
Title:
|
BOND PAD FOR A FLIP-CHIP PACKAGE, AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09162407
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH A [AIR OF TRANSISTORS HAVING DUAL WORK FUNCTION GATE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09162542
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
METHOD FOR FORMING A NITRIDE LAYER SUITABLE FOR USE IN ADVANCED GATE DIELECTRIC MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09163623
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
REDUCTION OF SILICON DEFECT INDUCED FAILURES AS A RESULT OF IMPLANTS IN CMOS AND OTHER INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09164069
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
METHOD FOR COMPOSING A DIELECTRIC LAYER WITHIN AN INTERCONNECT STRUCTURE OF A MULTILAYER SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09164283
|
Filing Dt:
|
10/01/1998
|
|
Title:
|
METHOD FOR REMOVING ETCHING RESIDUES AND CONTAMINANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09166832
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ALUMINUM CONTACTS OR VIAS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09168409
|
Filing Dt:
|
10/08/1998
|
|
Title:
|
METHOD AND SYSTEM FOR TESTING MULTIPORT MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09168638
|
Filing Dt:
|
10/08/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A SOLDER BRIDGE IN A BALL GRID ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
09169117
|
Filing Dt:
|
10/08/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A SOLDER BRIDGE IN A BALL GRID ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09170351
|
Filing Dt:
|
10/13/1998
|
|
Title:
|
SYSTEM AND METHOD FOR DETECTING FAULTS IN COMPUTER MEMORIES USING A LOOK UP TABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09170353
|
Filing Dt:
|
10/13/1998
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
BUILT-IN-SELF-TEST AND SELF-REPAIR METHODS AND DEVICES FOR COMPUTER MEMORIES COMPRISING A RECONFIGURATION MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09172456
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
ETCH ENDPOINT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
09172467
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
FLIP CHIP METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09173502
|
Filing Dt:
|
10/16/1998
|
|
Title:
|
ARTICLE COMPRISING MOLDED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09174503
|
Filing Dt:
|
10/16/1998
|
|
Title:
|
PROCESS FOR FORMING INTEGRATED STRUCTURES USING THREE DIMENSIONAL PRINTING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09177335
|
Filing Dt:
|
10/22/1998
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING A PLANARIZED OUTER LAYER OF A SEMICONDUCTOR WAFER WITH A CONFOCAL OPTICAL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09178720
|
Filing Dt:
|
10/26/1998
|
|
Title:
|
METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT USING A SCANNING SYSTEM AND A SCANNING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09182543
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
METHOD AND APARATUS FOR PARTITIONING LONG SCAN CHAINS IN SCAN BASED BIST ARCHITECHTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09183292
|
Filing Dt:
|
10/30/1998
|
|
Title:
|
OFF-GRID METAL LAYER UTILIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09183637
|
Filing Dt:
|
10/30/1998
|
|
Title:
|
INTEGRATED CIRCUIT DESIGN WITH DELAYED CELL SELECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09187505
|
Filing Dt:
|
11/06/1998
|
|
Title:
|
QUADRATURE SOLUTIONS FOR 3D CAPACITANCE EXTRACTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
09187885
|
Filing Dt:
|
11/06/1998
|
|
Title:
|
ARTICLE COMPRISING FINE-GRAINED SOLDER COMPOSITIONS WITH DISPERSOID PARTICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09190351
|
Filing Dt:
|
11/12/1998
|
|
Title:
|
PROCESS FOR DEVICE FABRICATION USING A VARIABLE TRANSMISSION APERTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09193832
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
HEATSPREADER FOR A FLIP CHIP DEVICE, AND METHOD FOR CONNECTING THE HEATSPREADER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09196486
|
Filing Dt:
|
11/19/1998
|
|
Title:
|
ARTICLE COMPRISING FLUORINATED AMORPHOUS CARBON AND METHOD FOR FABRICATING ARTICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09197074
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
KINETICALLY CONTROLLED SOLDER BONDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09197351
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
APPARATUS FOR HOLDING AND ALIGNING A SCANNING ELECTRON MICROSCOPE SAMPLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09197412
|
Filing Dt:
|
11/21/1998
|
|
Title:
|
DETECTING TRACE LEVELS OF COPPER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09197833
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
PROCESS FOR MAKING COMPOUND FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09197977
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
ARRANGEMENT FOR FAULT DETECTION IN CIRCUIT INTERCONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09198208
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
CONSISTENT ALIGNMENT MARK PROFILES ON SEMICONDUCTOR WAFERS USING PVD SHADOWING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09199018
|
Filing Dt:
|
11/24/1998
|
|
Title:
|
INSERTION OF TEST POINTS IN RTL DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09204002
|
Filing Dt:
|
12/01/1998
|
|
Title:
|
METHOD OF MAKING AN ORGANIC THIN FILM TRANSISTOR AND ARTICLE MADE BY THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09204767
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
APPARATUS AND METHOD FOR DETECTING AN ENDPOINT OF AN ETCHING PROCESS BY TRANSMITTING INFRARED LIGHT SIGNALS THROUGH A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09204813
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
APPARATUS AND METHOD FOR BLOCKING THE DEPOSITION OF OXIDE ON A WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09204815
|
Filing Dt:
|
12/03/1998
|
|
Title:
|
METHOD FOR FORMING AN ION IMPLANTED ELECTROSTATIC CHUCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09205413
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
LOCOS ISOLATION PROCESS USING A LAYERED PAD NITRIDE AND DRY FIELD OXIDATION STACK AND SEMICONDUCTOR DEVICE EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09205414
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
PROCESS FOR FORMING METAL OXIDE SEMICONDUCTORS INCLUDING AN IN SITU FURNACE GATE STACK WITH VARYING SILICON NITRIDE DEPOSITION RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09205840
|
Filing Dt:
|
12/04/1998
|
|
Title:
|
ARTICLE COMPRISING FLUORINATED DIAMOND-LIKE CARBON AND METHOD FOR FABRICATING ARTICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09207191
|
Filing Dt:
|
12/08/1998
|
|
Title:
|
FILE DRIVEN MASK INSERTION FOR AUTOMATIC TEST EQUIPMENT TEST PATTERN GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09207395
|
Filing Dt:
|
12/08/1998
|
|
Title:
|
NOVEL WELL FORMATION FOR CMOS DEVICES INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09207878
|
Filing Dt:
|
12/08/1998
|
|
Title:
|
MODIFIED DESIGN REPRESENTATION FOR FAST FAULT SIMULATION OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09209704
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
APPARATUS AND METHOD OF DETECTING A POLISHING ENDPOINT LAYER OF A SEMICONDUCTOR WAFER WHICH INCLUDES A METALLIC REPORTING SUBSTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09209787
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
TUNGSTEN SILICIDE NITRIDE AS AN ELECTRODE FOR TANTALUM PENTOXIDE DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09209855
|
Filing Dt:
|
12/11/1998
|
|
Title:
|
METHOD AND APPARATUS FOR SCRIBING A CODE IN AN INACTIVE OUTER CLEAR OUT AREA OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09210184
|
Filing Dt:
|
12/11/1998
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR REMOVING RESIDUAL MATERIAL FROM AN ALIGNMENT MARK OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09211024
|
Filing Dt:
|
12/14/1998
|
|
Title:
|
SUBSONIC TO SUPERSONIC AND ULTRASONIC CONDITIONING OF A POLISHING PAD IN A CHEMICAL MECHANICAL POLISHING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09211481
|
Filing Dt:
|
12/14/1998
|
|
Title:
|
METHOD AND SYSTEM FOR ANALYZING WAFER PROCESSING ORDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09211922
|
Filing Dt:
|
12/15/1998
|
|
Title:
|
METHOD FOR COMPOSING A THERMALLY CONDUCTIVE THIN FILM HAVING A LOW DIELECTRIC PROPERTY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09212228
|
Filing Dt:
|
12/16/1998
|
|
Title:
|
DEEP SUB-MICRON METAL ETCH WITH IN-SITU HARD MASK ETCH
|
|
