Total properties:
107
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09757894
|
Filing Dt:
|
01/10/2001
|
Title:
|
PROCESS OF ENCLOSING VIA FOR IMPROVED RELIABILITY IN DUAL DAMASCENE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
09778996
|
Filing Dt:
|
02/07/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
ENCAPSULANT COMPOSITION AND ELECTRONIC PACKAGE UTILIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09878605
|
Filing Dt:
|
06/11/2001
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
C IMPLANTS FOR IMPROVED SIGE BIPOLAR YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09887310
|
Filing Dt:
|
06/22/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC BASE FABRICATED IN AN INTEGRATED BICMOS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09944665
|
Filing Dt:
|
08/31/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
VERTICAL DUAL GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10082648
|
Filing Dt:
|
02/22/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
DEEP TRENCH ISOLATION OF EMBEDDED DRAM FOR IMPROVED LATCH-UP IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10214084
|
Filing Dt:
|
08/06/2002
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
SEMICONDUCTOR CHIP USING BOTH POLYSILICON AND METAL GATE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10262190
|
Filing Dt:
|
10/01/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
DAMASCENE GATE MULTI-MESA MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10283739
|
Filing Dt:
|
10/29/2002
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
BIPOLAR TRANSISTOR WITH RAISED EXTRINSIC BASE FABRICATED IN AN INTEGRATED BICMOS CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10338476
|
Filing Dt:
|
01/08/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
C IMPLANTS FOR IMPROVED SIGE BIPOLAR YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
10599938
|
Filing Dt:
|
10/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
METHOD OF BASE FORMATION IN A BICMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10604045
|
Filing Dt:
|
06/24/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
HIGH FT AND FMAX BIPOLAR TRANSISTOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10709113
|
Filing Dt:
|
04/14/2004
|
Title:
|
A METHOD OF BASE FORMATION IN A BICMOS PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10711479
|
Filing Dt:
|
09/21/2004
|
Title:
|
METHOD OF COLLECTOR FORMATION IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10819732
|
Filing Dt:
|
04/07/2004
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
Title:
|
C IMPLANTS FOR IMPROVED SIGE BIPOLAR YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
10851828
|
Filing Dt:
|
05/21/2004
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
EMBEDDED STRESSED NITRIDE LINERS FOR CMOS PERFORMANCE IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10853177
|
Filing Dt:
|
05/26/2004
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
Title:
|
VERTICAL DUAL GATE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10905101
|
Filing Dt:
|
12/15/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
STRUCTURE AND METHOD TO GENERATE LOCAL MECHANICAL GATE STRESS FOR MOSFET CHANNEL MOBILITY MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10905538
|
Filing Dt:
|
01/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
DEEP TRENCH ISOLATION OF EMBEDDED DRAM FOR IMPROVED LATCH-UP IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10918949
|
Filing Dt:
|
08/16/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
DAMASCENE GATE MULTI-MESA MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11161534
|
Filing Dt:
|
08/08/2005
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
LOW-COST HIGH-PERFORMANCE PLANAR BACK-GATE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11162424
|
Filing Dt:
|
09/09/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
MOSFET WITH HIGH ANGLE SIDEWALL GATE AND CONTACTS FOR REDUCED MILLER CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11164179
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
ROTATIONAL SHEAR STRESS FOR CHARGE CARRIER MOBILITY MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11288843
|
Filing Dt:
|
11/29/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
METHOD OF COLLECTOR FORMATION IN BICMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11306707
|
Filing Dt:
|
01/09/2006
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MAKING HIGH DENSITY MOSFET CIRCUITS WITH DIFFERENT HEIGHT CONTACT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2009
|
Application #:
|
11306745
|
Filing Dt:
|
01/10/2006
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE HAVING ENHANCED PERFORMANCE FET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11378927
|
Filing Dt:
|
03/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
HIGH FT AND FMAX BIPOLAR TRANSISTOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11383560
|
Filing Dt:
|
05/16/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
DUAL STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11423227
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM MULTILAYER EMBEDDED STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11550966
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
SUB-LITHOGRAPHIC NANO INTERCONNECT STRUCTURES, AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11552641
|
Filing Dt:
|
10/25/2006
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SUB-LITHOGRAPHIC GATE LENGTH TRANSISTOR USING SELF-ASSEMBLING POLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11564314
|
Filing Dt:
|
11/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
DUAL LINER CAPPING LAYER INTERCONNECT STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11618751
|
Filing Dt:
|
12/30/2006
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
STRUCTURE AND METHOD TO GENERATE LOCAL MECHANICAL GATE STRESS FOR MOSFET CHANNEL MOBILITY MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
11622056
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
METHOD OF FORMING STRESSED SOI FET HAVING DOPED GLASS BOX LAYER USING SACRIFICAL STRESSED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11627488
|
Filing Dt:
|
01/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SUB-LITHOGRAPHIC INTERCONNECT PATTERNING USING SELF-ASSEMBLING POLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11673716
|
Filing Dt:
|
02/12/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
STRESSED SOI FET HAVING TENSILE AND COMPRESSIVE DEVICE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11679880
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
STRESSED DIELECTRIC DEVICES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11687997
|
Filing Dt:
|
03/19/2007
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
ENCAPSULANT COMPOSITION AND ELECTRONIC PACKAGE UTILIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
11861806
|
Filing Dt:
|
09/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
ELECTRONIC PACKAGE WITH EPOXY OR CYANATE ESTER RESIN ENCAPSULANT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11873731
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE HAVING AN ANGLED CRYSTALLOGRAPHIC ETCH-DEFINED SOURCE/DRAIN RECESS AND A METHOD OF FORMING THE TRANSISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11874963
|
Filing Dt:
|
10/19/2007
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MAKING HIGH DENSITY MOSFET CIRCUITS WITH DIFFERENT HEIGHT CONTACT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11876415
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
EMBEDDED STRESSED NITRIDE LINERS FOR CMOS PERFORMANCE IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11877865
|
Filing Dt:
|
10/24/2007
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
LOW-COST HIGH-PERFORMANCE PLANAR BACK-GATE CMOS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11965993
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
ROTATIONAL SHEAR STRESS FOR CHARGE CARRIER MOBILITY MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12049450
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
EMBEDDED STRESSED NITRIDE LINERS FOR CMOS PERFORMANCE IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12080016
|
Filing Dt:
|
03/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
METHOD FOR DUAL STRESS LINER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12099435
|
Filing Dt:
|
04/08/2008
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SUB-LITHOGRAPHIC GATE LENGTH TRANSISTOR USING SELF-ASSEMBLING POLYMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
12128731
|
Filing Dt:
|
05/29/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
ENCAPSULANT OF EPOXY OR CYANATE ESTER RESIN, REACTIVE FLEXIBILIZER AND THERMOPLASTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
12186923
|
Filing Dt:
|
08/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
DUAL LINER CAPPING LAYER INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12186932
|
Filing Dt:
|
08/06/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
DUAL LINER CAPPING LAYER INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12372174
|
Filing Dt:
|
02/17/2009
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
SELF-ALIGNED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12570045
|
Filing Dt:
|
09/30/2009
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
Title:
|
STRESSED DIELECTRIC DEVICES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12618152
|
Filing Dt:
|
11/13/2009
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
STRUCTURE AND METHOD TO FORM MULTILAYER EMBEDDED STRESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12643482
|
Filing Dt:
|
12/21/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE HAVING ENHANCED PERFORMANCE FET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13080903
|
Filing Dt:
|
04/06/2011
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE HAVING AN ANGLED CRYSTALLOGRAPHIC ETCH-DEFINED SOURCE/DRAIN RECESS AND A METHOD OF FORMING THE TRANSISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13330817
|
Filing Dt:
|
12/20/2011
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
CONTACT STRUCTURES FOR SEMICONDUCTOR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13369375
|
Filing Dt:
|
02/09/2012
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
TAPERED NANOWIRE STRUCTURE WITH REDUCED OFF CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13555306
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
DOUBLE PATTERNING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13615955
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
01/03/2013
| | | | |
Title:
|
METHOD OF FORMING A PLANAR FIELD EFFECT TRANSISTOR STRUCTURE WITH RECESSES FOR EPITAXIALLY DEPOSITED SOURCE/DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13659202
|
Filing Dt:
|
10/24/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
REPLACEMENT METAL GATE FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
13672899
|
Filing Dt:
|
11/09/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
REPLACEMENT METAL GATE FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13734012
|
Filing Dt:
|
01/04/2013
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
DUMMY GATE INTERCONNECT FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
14070038
|
Filing Dt:
|
11/01/2013
|
Publication #:
|
|
Pub Dt:
|
05/07/2015
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR INCLUDING A REGROWN CONTOURED CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
14096243
|
Filing Dt:
|
12/04/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
METHOD OF EPITAXIALLY FORMING CONTACT STRUCTURES FOR SEMICONDUCTOR TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14318846
|
Filing Dt:
|
06/30/2014
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
THIN-FILM AMBIPOLAR LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14477355
|
Filing Dt:
|
09/04/2014
|
Publication #:
|
|
Pub Dt:
|
12/18/2014
| | | | |
Title:
|
TAPERED NANOWIRE STRUCTURE WITH REDUCED OFF CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14501893
|
Filing Dt:
|
09/30/2014
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
Title:
|
DOUBLE PATTERNING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14609690
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
REPLACEMENT METAL GATE FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14609790
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
REPLACEMENT METAL GATE FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14609803
|
Filing Dt:
|
01/30/2015
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
Title:
|
REPLACEMENT METAL GATE FINFET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14637501
|
Filing Dt:
|
03/04/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
ELECTRONIC PACKAGE WITH HEAT TRANSFER ELEMENT(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14825271
|
Filing Dt:
|
08/13/2015
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
THIN-FILM AMBIPOLAR LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
14846897
|
Filing Dt:
|
09/07/2015
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
Title:
|
MANUFACTURING ELECTRONIC PACKAGE WITH HEAT TRANSFER ELEMENT(S)
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14877051
|
Filing Dt:
|
10/07/2015
|
Title:
|
CHANNEL PROTECTION DURING FIN FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
14878861
|
Filing Dt:
|
10/08/2015
|
Publication #:
|
|
Pub Dt:
|
04/13/2017
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTOR JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14969822
|
Filing Dt:
|
12/15/2015
|
Title:
|
VOIDLESS CONTACT METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14997176
|
Filing Dt:
|
01/15/2016
|
Title:
|
SOI LATERAL BIPOLAR FOR INTEGRATED-INJECTION LOGIC SRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15064670
|
Filing Dt:
|
03/09/2016
|
Title:
|
SEMICONDUCTOR DEVICE STRAIN RELAXATION BUFFER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2018
|
Application #:
|
15067803
|
Filing Dt:
|
03/11/2016
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
AIR-CORE INDUCTORS AND TRANSFORMERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2018
|
Application #:
|
15270808
|
Filing Dt:
|
09/20/2016
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
VOIDLESS CONTACT METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2018
|
Application #:
|
15270835
|
Filing Dt:
|
09/20/2016
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
Title:
|
VOIDLESS CONTACT METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
15284956
|
Filing Dt:
|
10/04/2016
|
Publication #:
|
|
Pub Dt:
|
04/05/2018
| | | | |
Title:
|
SELF-ALIGNED TRENCH METAL-ALLOYING FOR III-V NFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15414279
|
Filing Dt:
|
01/24/2017
|
Publication #:
|
|
Pub Dt:
|
07/26/2018
| | | | |
Title:
|
CONFORMAL CAPACITOR STRUCTURE FORMED BY A SINGLE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
15441941
|
Filing Dt:
|
02/24/2017
|
Publication #:
|
|
Pub Dt:
|
08/30/2018
| | | | |
Title:
|
INDEPENDENT GATE FINFET WITH BACKSIDE GATE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
15474169
|
Filing Dt:
|
03/30/2017
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRAIN RELAXATION BUFFER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15475529
|
Filing Dt:
|
03/31/2017
|
Title:
|
HEAT PIPE AND VAPOR CHAMBER HEAT DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15718415
|
Filing Dt:
|
09/28/2017
|
Title:
|
HEAT PIPE AND VAPOR CHAMBER HEAT DISSIPATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2020
|
Application #:
|
15722409
|
Filing Dt:
|
10/02/2017
|
Publication #:
|
|
Pub Dt:
|
04/04/2019
| | | | |
Title:
|
WAFER SCALE TESTING AND INITIALIZATION OF SMALL DIE CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15795888
|
Filing Dt:
|
10/27/2017
|
Publication #:
|
|
Pub Dt:
|
04/04/2019
| | | | |
Title:
|
WAFER SCALE TESTING AND INITIALIZATION OF SMALL DIE CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15845594
|
Filing Dt:
|
12/18/2017
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
Title:
|
SUBSTRATE WITH A FIN REGION COMPRISING A STEPPED HEIGHT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15847248
|
Filing Dt:
|
12/19/2017
|
Publication #:
|
|
Pub Dt:
|
06/20/2019
| | | | |
Title:
|
BEOL EMBEDDED HIGH DENSITY VERTICAL RESISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
15863000
|
Filing Dt:
|
01/05/2018
|
Publication #:
|
|
Pub Dt:
|
07/11/2019
| | | | |
Title:
|
Techniques for Forming Different Gate Length Vertical Transistors with Dual Gate Oxide
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
15874308
|
Filing Dt:
|
01/18/2018
|
Publication #:
|
|
Pub Dt:
|
08/30/2018
| | | | |
Title:
|
INDEPENDENT GATE FINFET WITH BACKSIDE GATE CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
15884934
|
Filing Dt:
|
01/31/2018
|
Publication #:
|
|
Pub Dt:
|
08/01/2019
| | | | |
Title:
|
AIR GAP SPACER WITH CONTROLLED AIR GAP HEIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
15886539
|
Filing Dt:
|
02/01/2018
|
Publication #:
|
|
Pub Dt:
|
08/01/2019
| | | | |
Title:
|
Techniques for Vertical FET Gate Length Control
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15888745
|
Filing Dt:
|
02/05/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
CLOSE PROXIMITY AND LATERAL RESISTANCE REDUCTION FOR BOTTOM SOURCE/DRAIN EPITAXY IN VERTICAL TRANSISTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15890671
|
Filing Dt:
|
02/07/2018
|
Publication #:
|
|
Pub Dt:
|
08/08/2019
| | | | |
Title:
|
SELF-LIMITING FIN SPIKE REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2019
|
Application #:
|
15893232
|
Filing Dt:
|
02/09/2018
|
Title:
|
ENABLING LOW RESISTANCE GATES AND CONTACTS INTEGRATED WITH BILAYER DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15911626
|
Filing Dt:
|
03/05/2018
|
Publication #:
|
|
Pub Dt:
|
09/05/2019
| | | | |
Title:
|
ELECTRONIC DEVICES HAVING SPIRAL CONDUCTIVE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15921776
|
Filing Dt:
|
03/15/2018
|
Publication #:
|
|
Pub Dt:
|
09/19/2019
| | | | |
Title:
|
STRUCTURE AND METHOD FOR IMPROVING ACCESS RESISTANCE IN U-CHANNEL ETSOI
|
|