Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016681/0033 | |
| Pages: | 3 |
| | Recorded: | 10/25/2005 | | |
| Attorney Dkt #: | 0903-005 - ASSIGN |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10543370
|
Filing Dt:
|
10/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
PROCESSOR ARRAY INCLUDING DELAY ELEMENTS ASSOCIATED WITH PRIMARY BUS NODES
|
|
|
Assignee
|
|
|
|
|
| 108 WALCOT STREET |
| SECOND FLOOR SUITE, RIVERSIDE BUILDINGS |
| BATH, UNITED KINGDOM BA1 5BG |
|
|
Correspondence name and address
|
| |
POTOMAC PATENT GROUP, PLLC
|
| |
P.O. BOX 270
|
| |
FREDERICKSBURG, VA 22404
|
Search Results as of:
06/14/2024 05:52 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
