Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 016428/0036 | |
| Pages: | 3 |
| | Recorded: | 06/28/2005 | | |
| Attorney Dkt #: | aus920050288us1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
11101601
|
Filing Dt:
|
04/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
|
Title:
|
MULTITHREADED PROCESSOR ARCHITECTURE WITH OPERATIONAL LATENCY HIDING
|
|
|
Assignee
|
|
|
|
|
| NEW ORCHARD ROAD |
| ARMONK, NEW YORK 10504 |
|
|
Correspondence name and address
|
| |
CASIMER K. SALYS
|
| |
IBM CORPORATION
|
| |
INTELLECTUAL PROPERTY LAW
|
| |
11400 BURNET ROAD
|
| |
AUSTIN, TX 78758
|
Search Results as of:
06/01/2024 04:27 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
