skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:008933/0038   Pages: 6
Recorded: 01/26/1998
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 19
1
Patent #:
Issue Dt:
06/22/1993
Application #:
07625807
Filing Dt:
12/11/1990
Title:
SINGLE TRANSISTOR EEPROM MEMORY CELL
2
Patent #:
Issue Dt:
03/23/1993
Application #:
07645507
Filing Dt:
01/24/1991
Title:
SINGLE TRANSISTOR EEPROM ARCHITECTURE
3
Patent #:
Issue Dt:
03/01/1994
Application #:
07734414
Filing Dt:
07/23/1991
Title:
METHODS AND APPARATUS FOR HARD DISK EMULATION
4
Patent #:
Issue Dt:
03/22/1994
Application #:
07896772
Filing Dt:
06/10/1992
Title:
ELECTRICAL ERASABLE PROGRAMMABLE READ-ONLY MEMORY ARRAY
5
Patent #:
Issue Dt:
06/21/1994
Application #:
07897215
Filing Dt:
06/10/1992
Title:
METHOD AND APPARATUS FOR PROGRAMMING ELECTRICAL ERASABLE PROGRAMMABLE READ-ONLY MEMORY ARRAYS
6
Patent #:
Issue Dt:
10/18/1994
Application #:
08026940
Filing Dt:
03/05/1993
Title:
SINGLE TRANSISTOR EEPROM MEMORY CELL
7
Patent #:
Issue Dt:
04/16/1996
Application #:
08064531
Filing Dt:
05/20/1993
Title:
ELECTRONICALLY ERASABLE-PROGRAMMABLE MEMORY CELL HAVING BURIED BIT LINE
8
Patent #:
Issue Dt:
09/06/1994
Application #:
08151597
Filing Dt:
11/12/1993
Title:
SINGLE TRANSISTOR EEPROM ARCHITECTURE
9
Patent #:
Issue Dt:
04/25/1995
Application #:
08153696
Filing Dt:
11/17/1993
Title:
SOLID STATE MEMORY DEVICE HAVING SERIAL INPUT/OUTPUT
10
Patent #:
Issue Dt:
05/09/1995
Application #:
08245189
Filing Dt:
05/17/1994
Title:
ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY ARRAY
11
Patent #:
Issue Dt:
04/18/1995
Application #:
08258050
Filing Dt:
06/10/1994
Title:
SINGLE TRANSISTOR EEPROM ARCHITECTURE
12
Patent #:
Issue Dt:
10/08/1996
Application #:
08370712
Filing Dt:
01/10/1995
Title:
ROW DECODER FOR A MEMORY HAVING SETTABLE THRESHOLD MEMORY CELL
13
Patent #:
Issue Dt:
03/03/1998
Application #:
08601963
Filing Dt:
02/15/1996
Title:
NON-VOLATILE PROGRAMMABLE MEMORY HAVING AN SRAM CAPABILITY
14
Patent #:
Issue Dt:
10/06/1998
Application #:
08606721
Filing Dt:
02/27/1996
Title:
RECORDING APPARATUS AND METHOD HAVING LOW POWER CONSUMPTION
15
Patent #:
Issue Dt:
03/02/1999
Application #:
08689687
Filing Dt:
08/13/1996
Title:
INSTERABLE/REMOVABLE DIGITAL MEMORY APPARATUS AND METHOD OF OPERATION THEREOF
16
Patent #:
Issue Dt:
09/29/1998
Application #:
08823937
Filing Dt:
03/25/1997
Title:
ADAPTER FOR INTERFACING AN INSERTABLE/REMOVABLE DIGITAL MEMORY APPARATUS TO A HOST DATA PORT
17
Patent #:
Issue Dt:
03/30/1999
Application #:
08915955
Filing Dt:
08/21/1997
Title:
METHOD AND APPARATUS FOR OPERATING FUNCTIONS RELATING TO MEMORY AND/OR APPLICATIONS THAT EMPLOY MEMORY IN ACCORDANCE WITH AVAILABLE POWER
18
Patent #:
Issue Dt:
01/19/1999
Application #:
08939785
Filing Dt:
09/29/1997
Title:
NON-VOLATILE PROGRAMMABLE MEMORY HAVING A BUFFERING CAPABILITY AND METHOD OF OPERATION THEREOF
19
Patent #:
Issue Dt:
11/23/1999
Application #:
08957094
Filing Dt:
10/24/1997
Title:
METHOD AND APPARATUS FOR PROVIDING ACCESSIBLE DEVICE INFORMATION IN DIGITAL MEMORY DEVICES
Assignor
1
Exec Dt:
01/15/1998
Assignee
1
2231 LAWSON LANE
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
WILSON SSONSINI GOODRICH & ROSATI
MICHAEL J. MURPHY
650 PAGE MILL ROAD
PALO ALTO, CA 94304-1050

Search Results as of: 05/30/2024 04:54 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT