|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13633334
|
Filing Dt:
|
10/02/2012
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
CORE WRAPPING IN THE PRESENCE OF AN EMBEDDED WRAPPED CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13644181
|
Filing Dt:
|
10/03/2012
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
LAYERED DECODER ENHANCEMENT FOR RETAINED SECTOR REPROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13644542
|
Filing Dt:
|
10/04/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
Systems and Methods for Parallel Retry Processing During Iterative Data Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13644589
|
Filing Dt:
|
10/04/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
Systems and Methods for Modified Quality Based Priority Scheduling During Iterative Data Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13645600
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
CLOCK CONTROL FOR REDUCING TIMING EXCEPTIONS IN SCAN TESTING OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13645838
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
Low Density Parity Check Layer Decoder For Codes With Overlapped Circulants
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13645873
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
CIRCUITS AND METHODS FOR FUNCTIONAL TESTING OF INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13646154
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
SCAN TEST CIRCUITRY CONFIGURED TO PREVENT VIOLATION OF MULTIPLEXER SELECT SIGNAL CONSTRAINTS DURING SCAN TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
13646315
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
BLENDED MATCH MODE DFA SCANNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13646342
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
START POINTER TRACKING IN NFAS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13646369
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
COMMON HOT SPARE FOR MULTIPLE RAID GROUPS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13646386
|
Filing Dt:
|
10/05/2012
|
Title:
|
SELECTIVE ERROR PROTECTION OVER MULTIPLE SECTORS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13646597
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
Systems and Methods for Modular Power Management
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13647470
|
Filing Dt:
|
10/09/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
SERIALIZER-DESERIALIZER CLOCK AND DATA RECOVERY GAIN ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13647502
|
Filing Dt:
|
10/09/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
JOINT TRANSMITTER AND RECEIVER GAIN OPTIMIZATION FOR HIGH-SPEED SERIAL DATA SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13649909
|
Filing Dt:
|
10/11/2012
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
NOVEL MODELING APPROACH FOR TIMING CLOSURE IN HIERARCHICAL DESIGNS LEVERAGING THE SEPARATION OF HORIZONTAL AND VERTICAL ASPECTS OF THE DESIGN FLOW
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13649915
|
Filing Dt:
|
10/11/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
BOUNDED BIAS CIRCUIT WITH EFFICIENT VT-TRACKING FOR HIGH VOLTAGE SUPPLY/LOW VOLTAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13649996
|
Filing Dt:
|
10/11/2012
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
Title:
|
SYSTEMATIC BENCHMARKING SYSTEM AND METHOD FOR STANDARDIZED DATA CREATION, ANALYSIS AND COMPARISON OF SEMICONDUCTOR TECHNOLOGY NODE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13650474
|
Filing Dt:
|
10/12/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
PREAMPLIFIER-TO-CHANNEL COMMUNICATION IN A STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13650479
|
Filing Dt:
|
10/12/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
ENHANCED QUALITY-SORTING SCHEDULER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13650562
|
Filing Dt:
|
10/12/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
ADAPTIVE MAXIMUM A POSTERIORI (MAP) DETECTOR IN READ CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13650601
|
Filing Dt:
|
10/12/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
DATA RECOVERY USING NO SYNC MARK RETRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13651627
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
OPTIMIZED BITSTREAM ENCODING FOR COMPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13651655
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
OPTIMIZING COMPRESSION ENGINE THROUGHPUT VIA RUN PRE-PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
13651975
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
ACCELERATED SOFT READ FOR MULTI-LEVEL CELL NONVOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13652012
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
Systems and Methods for Enhanced Local Iteration Randomization in a Data Decoder
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13652046
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
Systems and Methods for Indirect Information Assisted Media Defect Scan
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13652182
|
Filing Dt:
|
10/15/2012
|
Title:
|
Systems and Methods for Throughput Enhanced Data Detection in a Data Processing Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
13652301
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
Scalable Data Structures for Control and Management of Non-Volatile Storage
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13652706
|
Filing Dt:
|
10/16/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
ZERO GAIN START AND GAIN ACQUISITION BASED ON ADAPTIVE ANALOG-TO-DIGITAL CONVERTER TARGET
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13653885
|
Filing Dt:
|
10/17/2012
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
Heuristic Approach for Faster Consistency Check in a Redundant Storage System
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2015
|
Application #:
|
13654417
|
Filing Dt:
|
10/18/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR ITERATIVE DATA PROCESSING USING FEEDBACK ITERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13654706
|
Filing Dt:
|
10/18/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SHORT MEDIA DEFECT DETECTION USING MULTI-ITERATION SOFT DATA FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13654893
|
Filing Dt:
|
10/18/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
MULTI-LEVEL RUN-LENGTH LIMITED FINITE STATE MACHINE FOR MAGNETIC RECORDING CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13654931
|
Filing Dt:
|
10/18/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
MULTI-LEVEL RUN-LENGTH LIMITED FINITE STATE MACHINE WITH MULTI-PENALTY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13655670
|
Filing Dt:
|
10/19/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
METHODS AND APPARATUS FOR ZONE GROUP IDENTIFIER REPLACEMENT IN FAST CONTEXT SWITCHING ENHANCED SERIAL ATTACHED SCSI EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13655783
|
Filing Dt:
|
10/19/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
Time Synchronization Using Packet-Layer and Physical-Layer Protocols
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13656092
|
Filing Dt:
|
10/19/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
ROUTING UNDER BOND PAD FOR THE REPLACEMENT OF AN INTERCONNECT LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
13656562
|
Filing Dt:
|
10/19/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
CHILD STATE PRE-FETCH IN NFAs
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13656571
|
Filing Dt:
|
10/19/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
METHOD AND SYSTEM TO REDUCE SYSTEM BOOT LOADER DOWNLOAD TIME FOR SPI BASED FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13657000
|
Filing Dt:
|
10/22/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
METHOD AND APPARATUS OF CORE TIMING PREDICTION OF CORE LOGIC IN THE CHIP-LEVEL IMPLEMENTATION PROCESS THROUGH AN OVER-CORE WINDOW ON A CHIP-LEVEL ROUTING LAYER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13657919
|
Filing Dt:
|
10/23/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
METHOD AND SYSTEM FOR AN ADAPTIVE NEGATIVE-BOOST WRITE ASSIST CIRCUIT FOR MEMORY ARCHITECTURES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13658153
|
Filing Dt:
|
10/23/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
OPTICAL SOURCE DRIVER CIRCUIT FOR DEPTH IMAGER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13658336
|
Filing Dt:
|
10/23/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
Staged Scenario Generation
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13658854
|
Filing Dt:
|
10/24/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
APPARATUS, METHOD AND SYSTEM FOR CANCELLING AN INPUT-REFERRED OFFSET IN A PIPELINE ADC
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13659036
|
Filing Dt:
|
10/24/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
METHOD TO SHORTEN HASH CHAINS IN LEMPEL-ZIV COMPRESSION OF DATA WITH REPETITIVE SYMBOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13659122
|
Filing Dt:
|
10/24/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
NFA CHARACTER CLASS MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13659795
|
Filing Dt:
|
10/24/2012
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
Systems and Methods for Positive Feedback Short Media Defect Detection
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13660520
|
Filing Dt:
|
10/25/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
DIGITAL RADIO FREQUENCY CLOCKING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13661201
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
SECTOR FAILURE PREDICTION METHOD AND RELATED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13661250
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
SINGLE-ENDED SENSE AMPLIFIER FOR SOLID-STATE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13661295
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
CREST FACTOR REDUCTION (CFR) USING ASYMMETRICAL PULSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
13661351
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
MULTI-STAGE CREST FACTOR REDUCTION (CFR) FOR MULTI-CHANNEL MULTI-STANDARD RADIO
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
13661355
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
COMBINED RF EQUALIZER AND I/Q IMBALANCE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13661357
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
RECURSIVE DIGITAL PRE-DISTORTION (DPD)
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13661369
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHODS AND STRUCTURE TO ASSURE DATA INTEGRITY IN A STORAGE DEVICE CACHE IN THE PRESENCE OF INTERMITTENT FAILURES OF CACHE MEMORY SUBSYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13661675
|
Filing Dt:
|
10/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHOD OF CONCEALING PICTURE HEADER ERRORS IN DIGITAL VIDEO DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13662504
|
Filing Dt:
|
10/28/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
MEMORY DEVICE WITH CONTROL CIRCUITRY FOR GENERATING A RESET SIGNAL IN READ AND WRITE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13662659
|
Filing Dt:
|
10/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
Low Inductance Flex Bond with Low Thermal Resistance
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2015
|
Application #:
|
13663006
|
Filing Dt:
|
10/29/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
LEH Memory Module Architecture Design in the Multi-Level LDPC Coded Iterative System
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13663534
|
Filing Dt:
|
10/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR HIGH DENSITY PULSE DENSITY MODULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13663753
|
Filing Dt:
|
10/30/2012
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
HIGH SPEED MULTIPLE MEMORY INTERFACE I/O CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13664071
|
Filing Dt:
|
10/30/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
Hardware Architecture and Implementation of Low Power Layered Multi-Level LDPC Decoder
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
13664490
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
Load Balanced Decoding of Low-Density Parity-Check Codes
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13664583
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
THRESHOLD ACQUISITION AND ADAPTION IN NAND FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13664766
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHOD AND STRUCTURES FOR PERFORMING A MIGRATION OF A LOGICAL VOLUME WITH A SERIAL ATTACHED SCSI EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13664772
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
SEGMENTED MEMORY HAVING POWER-SAVING MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13664886
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHODS AND STRUCTURE FOR PERFORMING A REBUILD OF A LOGICAL VOLUME WITH A SERIAL ATTACHED SCSI EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13664977
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHODS AND STRUCTURE FOR SERIAL ATTACHED SCSI EXPANDERS THAT SELF-CONFIGURE BY SETTING ROUTING ATTRIBUTES OF THEIR PORTS BASED ON SMP REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13665038
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHODS AND STRUCTURE ESTABLISHING NESTED REDUNDANT ARRAY OF INDEPENDENT DISKS VOLUMES WITH AN EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13665098
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHODS AND STRUCTURE FOR MANAGING PROTECTION INFORMATION WITH A SERIAL ATTACHED SCSI EXPANDER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13666243
|
Filing Dt:
|
11/01/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
Laser Power Control in a Heat-Assisted Magnetic Recording System
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2015
|
Application #:
|
13667331
|
Filing Dt:
|
11/02/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
DETECTION OF DOUBLE TALK IN TELECOMMUNICATIONS NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13667450
|
Filing Dt:
|
11/02/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
System and Method for Check-Node Unit Message Processing
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13668379
|
Filing Dt:
|
11/05/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
SYSTEM AND METHOD FOR BOOTING MULTIPLE SERVERS FROM SNAPSHOTS OF AN OPERATING SYSTEM INSTALLATION IMAGE WHILE REDUCING ACCESS TO UNMODIFIED PORTIONS OF THE INSTALLATION IMAGE AND REDUCING LATENCIES BETWEEN SERVER PORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13668626
|
Filing Dt:
|
11/05/2012
|
Title:
|
TELEVISION TICKER OVERLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13669528
|
Filing Dt:
|
11/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
CACHE PREFETCH FOR NFA INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13669737
|
Filing Dt:
|
11/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
HIERARCHICAL EQUIVALENCE CHECKING AND EFFICIENT HANDLING OF EQUIVALENCE CHECKS WHEN ENGINEERING CHANGE ORDERS ARE IN AN UNSHARABLE REGISTER TRANSFER LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
13670115
|
Filing Dt:
|
11/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
Connection Rate Management in Wide Ports
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13670393
|
Filing Dt:
|
11/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
Flexible Low Density Parity Check Code Seed
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13670579
|
Filing Dt:
|
11/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
THERMAL IMPROVEMENT OF INTEGRATED CIRCUIT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13671070
|
Filing Dt:
|
11/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
STRUCTURAL RULE ANALYSIS WITH TCL SCRIPTS IN SYNTHESIS OR STA TOOLS AND INTEGRATED CIRCUIT DESIGN TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13671147
|
Filing Dt:
|
11/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
CIRCUIT AND METHOD FOR IMPROVING SENSE AMPLIFIER REACTION TIME IN MEMORY READ OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13671253
|
Filing Dt:
|
11/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
CIRCUIT AND METHOD FOR DYNAMICALLY CHANGING A TRIP POINT IN A SENSING INVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2015
|
Application #:
|
13671640
|
Filing Dt:
|
11/08/2012
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
Title:
|
Method for Selecting a LDPC Candidate Code
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13671808
|
Filing Dt:
|
11/08/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
HIGH-VOLTAGE TOLERANT BIASING ARRANGEMENT USING LOW-VOLTAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13672218
|
Filing Dt:
|
11/08/2012
|
Publication #:
|
|
Pub Dt:
|
05/08/2014
| | | | |
Title:
|
Test Pattern Optimization for LDPC Based Flawscan
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13672348
|
Filing Dt:
|
11/08/2012
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
INTERFACE FOR ASYNCHRONOUS VIRTUAL CONTAINER CHANNELS AND HIGH DATA RATE PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13672749
|
Filing Dt:
|
11/09/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Switching Clock Sources
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13672999
|
Filing Dt:
|
11/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
CIRCUIT NOISE EXTRACTION USING FORCED INPUT NOISE WAVEFORM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13673680
|
Filing Dt:
|
11/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
APPARATUS AND METHOD FOR SENSING TRANSISTOR MISMATCH
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13673730
|
Filing Dt:
|
11/09/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
APPARATUS AND METHOD FOR SENSING TRANSISTOR AGING EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13674308
|
Filing Dt:
|
11/12/2012
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
ANALOG TUNNELING CURRENT SENSORS FOR USE WITH DISK DRIVE STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13674659
|
Filing Dt:
|
11/12/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
METHODS AND APPARATUS FOR FAST CONTEXT SWITCHING OF SERIAL ADVANCED TECHNOLOGY ATTACHMENT IN ENHANCED SERIAL ATTACHED SCSI EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13675520
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
LOSS OF LOCK DETECTOR FOR CLOCK AND DATA RECOVERY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
13675874
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
FRACTIONAL REDUNDANT ARRAY OF SILICON INDEPENDENT ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13677547
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
METHOD OF MANUFACTURING AN ELECTRONIC DEVICE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13677938
|
Filing Dt:
|
11/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
READ DISTURB EFFECT DETERMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13680497
|
Filing Dt:
|
11/19/2012
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
HARMONIC RATIO BASED DEFECT CLASSIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13681283
|
Filing Dt:
|
11/19/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
IMPLEMENTING AND CHECKING ELECTRONIC CIRCUITS WITH FLEXIBLE RAMPTIME LIMITS AND TOOLS FOR PERFORMING THE SAME
|
|