skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:037684/0039   Pages: 448
Recorded: 02/02/2016
Attorney Dkt #:040981-0072
Conveyance: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031)
Total properties: 11127
Page 66 of 112
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
1
Patent #:
Issue Dt:
12/27/2005
Application #:
10676602
Filing Dt:
10/01/2003
Publication #:
Pub Dt:
04/21/2005
Title:
SUBSTRATE-BIASED I/O AND POWER ESD PROTECTION CIRCUITS IN DEEP-SUBMICRON TWIN-WELL PROCESS
2
Patent #:
Issue Dt:
01/04/2005
Application #:
10676934
Filing Dt:
09/30/2003
Title:
PROCESS FOR REDUCING IMPURITY LEVELS, STRESS, AND RESISTIVITY, AND INCREASING GRAIN SIZE OF COPPER FILLER IN TRENCHES AND VIAS OF INTEGRATED CIRCUIT STRUCTURES TO ENHANCE ELECTRICAL PERFORMANCE OF COPPER FILLER
3
Patent #:
Issue Dt:
12/07/2004
Application #:
10678245
Filing Dt:
10/03/2003
Title:
METHOD OF FORMING METAL FUSES IN CMOS PROCESSES WITH COPPER INTERCONNECT
4
Patent #:
Issue Dt:
01/03/2006
Application #:
10679004
Filing Dt:
10/02/2003
Title:
MECHANISM FOR IMPROVING THE STRUCTURAL INTEGRITY OF LOW-K FILMS
5
Patent #:
Issue Dt:
11/04/2008
Application #:
10679085
Filing Dt:
10/02/2003
Publication #:
Pub Dt:
04/07/2005
Title:
Compatible multi-channel coding/decoding by weighting the downmix channel
6
Patent #:
Issue Dt:
09/28/2004
Application #:
10680047
Filing Dt:
10/07/2003
Title:
NONINTRUSIVE WAFER MARKING
7
Patent #:
Issue Dt:
12/06/2005
Application #:
10680503
Filing Dt:
10/06/2003
Title:
METHOD OF REDUCING PROCESS PLASMA DAMAGE USING OPTICAL SPECTROSCOPY
8
Patent #:
Issue Dt:
03/18/2008
Application #:
10681554
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
04/14/2005
Title:
ROBUST HIGH DENSITY SUBSTRATE DESIGN FOR THERMAL CYCLING RELIABILITY
9
Patent #:
Issue Dt:
11/30/2004
Application #:
10681655
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
04/29/2004
Title:
CELLULAR CDMA TRANSMISSION SYSTEM
10
Patent #:
Issue Dt:
09/19/2006
Application #:
10681757
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
04/14/2005
Title:
HIGH PERFORMANCE RAID MAPPING
11
Patent #:
Issue Dt:
08/21/2007
Application #:
10682012
Filing Dt:
10/09/2003
Publication #:
Pub Dt:
04/14/2005
Title:
METHOD, SYSTEM, AND PRODUCT FOR PROXY-BASED METHOD TRANSLATIONS FOR MULTIPLE DIFFERENT FIRMWARE VERSIONS
12
Patent #:
Issue Dt:
09/02/2008
Application #:
10682149
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
04/28/2005
Title:
SYSTEM AND METHOD OF CREATING VIRTUAL DATA PATHS USING A MULTIPLE-PATH DRIVER
13
Patent #:
Issue Dt:
10/21/2008
Application #:
10682631
Filing Dt:
10/09/2003
Publication #:
Pub Dt:
01/20/2005
Title:
SUPPORTING MOTION VECTORS OUTSIDE PICTURE BOUNDARIES IN MOTION ESTIMATION PROCESS
14
Patent #:
Issue Dt:
11/30/2004
Application #:
10683101
Filing Dt:
10/09/2003
Title:
SLOTTED BONDING PAD
15
Patent #:
Issue Dt:
08/21/2007
Application #:
10683369
Filing Dt:
10/10/2003
Publication #:
Pub Dt:
04/14/2005
Title:
INCREMENTAL DUMMY METAL INSERTIONS
16
Patent #:
Issue Dt:
01/11/2005
Application #:
10684119
Filing Dt:
10/10/2003
Publication #:
Pub Dt:
04/29/2004
Title:
IDDQ TEST METHODOLOGY BASED ON THE SENSITIVITY OF FAULT CURRENT TO POWER SUPPLY VARIATIONS
17
Patent #:
Issue Dt:
06/06/2006
Application #:
10684713
Filing Dt:
10/14/2003
Publication #:
Pub Dt:
03/03/2005
Title:
MULTIPLE OPERATING VOLTAGE VERTICAL REPLACEMENT-GATE (VRG) TRANSISTOR
18
Patent #:
Issue Dt:
01/17/2006
Application #:
10684733
Filing Dt:
10/14/2003
Publication #:
Pub Dt:
04/14/2005
Title:
EFFICIENT IMPLEMENTATION OF MULTIPLE CLOCK DOMAIN ACCESSES TO DIFFUSED MEMORIES IN STRUCTURED ASICS
19
Patent #:
Issue Dt:
07/15/2008
Application #:
10685018
Filing Dt:
10/14/2003
Publication #:
Pub Dt:
04/14/2005
Title:
ADAPTIVE PHASE CONTROLLER, METHOD OF CONTROLLING A PHASE AND TRANSMITTER EMPLOYING THE SAME
20
Patent #:
Issue Dt:
04/17/2007
Application #:
10685987
Filing Dt:
10/15/2003
Publication #:
Pub Dt:
04/21/2005
Title:
METHOD, APPARATUS AND PROGRAM FOR MIGRATING BETWEEN STRIPED STORAGE AND PARITY STRIPED STORAGE
21
Patent #:
Issue Dt:
06/13/2006
Application #:
10687991
Filing Dt:
10/17/2003
Publication #:
Pub Dt:
04/21/2005
Title:
PAGE BOUNDARY DETECTOR
22
Patent #:
Issue Dt:
08/30/2005
Application #:
10688023
Filing Dt:
10/16/2003
Title:
INTEGRATED NAND AND NOR-TYPE FLASH MEMORY DEVICE AND METHOD OF USING THE SAME
23
Patent #:
Issue Dt:
02/28/2006
Application #:
10688231
Filing Dt:
10/17/2003
Publication #:
Pub Dt:
04/21/2005
Title:
METAL-OXIDE-SEMICONDUCTOR DEVICE HAVING IMPROVED PERFORMANCE AND RELIABILITY
24
Patent #:
Issue Dt:
09/19/2006
Application #:
10688460
Filing Dt:
10/17/2003
Publication #:
Pub Dt:
04/21/2005
Title:
PROCESS AND APPARATUS FOR FAST ASSIGNMENT OF OBJECTS TO A RECTANGLE
25
Patent #:
Issue Dt:
06/02/2009
Application #:
10689090
Filing Dt:
10/20/2003
Publication #:
Pub Dt:
01/06/2005
Title:
TRAFFIC MANAGEMENT USING IN-BAND FLOW CONTROL AND MULTIPLE-RATE TRAFFIC SHAPING
26
Patent #:
Issue Dt:
06/21/2005
Application #:
10690861
Filing Dt:
10/22/2003
Publication #:
Pub Dt:
04/28/2005
Title:
COMPLIMENTARY METAL OXIDE SEMICONDUCTOR CAPACITOR AND METHOD FOR MAKING SAME
27
Patent #:
Issue Dt:
01/29/2008
Application #:
10690884
Filing Dt:
10/22/2003
Publication #:
Pub Dt:
01/20/2005
Title:
LOW COMPLEXITY BLOCK SIZE DECISION FOR VARIABLE BLOCK SIZE MOTION ESTIMATION
28
Patent #:
Issue Dt:
02/14/2006
Application #:
10691078
Filing Dt:
10/21/2003
Publication #:
Pub Dt:
04/29/2004
Title:
TURBO DECODING
29
Patent #:
Issue Dt:
06/14/2005
Application #:
10691400
Filing Dt:
10/22/2003
Publication #:
Pub Dt:
04/28/2005
Title:
ULTRA LOW DIELECTRIC CONSTANT THIN FILM
30
Patent #:
Issue Dt:
03/22/2005
Application #:
10691938
Filing Dt:
10/23/2003
Title:
METHOD AND APPARATUS FOR MEASURING SHEET RESISTANCE
31
Patent #:
Issue Dt:
04/04/2006
Application #:
10692091
Filing Dt:
10/23/2003
Title:
MEMORY MODULE HAVING MIRRORED PLACEMENT OF DRAM INTEGRATED CIRCUITS UPON A FOUR-LAYER PRINTED CIRCUIT BOARD
32
Patent #:
Issue Dt:
02/20/2007
Application #:
10692664
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
04/28/2005
Title:
FIFO MEMORY WITH SINGLE PORT MEMORY MODULES FOR ALLOWING SIMULTANEOUS READ AND WRITE OPERATIONS
33
Patent #:
Issue Dt:
09/19/2006
Application #:
10693075
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
04/28/2005
Title:
COMPARISON OF TWO HIERARCHICAL NETLIST TO GENERATE CHANGE ORDERS FOR UPDATING AN INTEGRATED CIRCUIT LAYOUT
34
Patent #:
Issue Dt:
05/17/2005
Application #:
10693078
Filing Dt:
10/23/2003
Publication #:
Pub Dt:
04/28/2005
Title:
DAISY CHAIN GANG TESTING
35
Patent #:
Issue Dt:
08/09/2005
Application #:
10693110
Filing Dt:
10/24/2003
Publication #:
Pub Dt:
04/28/2005
Title:
CHEMICAL MECHANICAL ELECTROPOLISHING SYSTEM
36
Patent #:
Issue Dt:
04/25/2006
Application #:
10694208
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
PROCESS AND APPARATUS FOR PLACEMENT OF CELLS IN AN IC DURING FLOORPLAN CREATION
37
Patent #:
Issue Dt:
08/02/2005
Application #:
10694246
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
04/28/2005
Title:
COMPOSITE SOURCE FOLLOWER
38
Patent #:
Issue Dt:
11/27/2007
Application #:
10694611
Filing Dt:
10/27/2003
Publication #:
Pub Dt:
05/06/2004
Title:
SEMICONDUCTOR DEVICE HAVING REDUCED INTRA-LEVEL AND INTER-LEVEL CAPACITANCE
39
Patent #:
Issue Dt:
12/13/2005
Application #:
10695193
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
04/28/2005
Title:
FABRICATING SEMICONDUCTOR CHIPS
40
Patent #:
Issue Dt:
12/20/2005
Application #:
10695929
Filing Dt:
10/28/2003
Publication #:
Pub Dt:
04/28/2005
Title:
CMOS ISOLATION CELL FOR EMBEDDED MEMORY IN POWER FAILURE ENVIRONMENTS
41
Patent #:
Issue Dt:
06/13/2006
Application #:
10696105
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
GATE REUSE METHODOLOGY FOR DIFFUSED CELL-BASED IP BLOCKS IN PLATFORM-BASED SILICON PRODUCTS
42
Patent #:
Issue Dt:
09/14/2004
Application #:
10696136
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/13/2004
Title:
FIELD PLATED SCHOTTKY DIODE AND METHOD OF FABRICATION THEREFOR
43
Patent #:
Issue Dt:
09/26/2006
Application #:
10696203
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
PROCESS YIELD LEARNING
44
Patent #:
Issue Dt:
03/13/2007
Application #:
10696320
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
NEW METHODOLOGY TO MEASURE MANY MORE TRANSISTORS ON THE SAME TEST AREA
45
Patent #:
Issue Dt:
06/06/2006
Application #:
10696852
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
11/11/2004
Title:
DUAL-BAND ANTENNA FOR A WIRELESS LOCAL AREA NETWORK DEVICE
46
Patent #:
Issue Dt:
03/10/2009
Application #:
10696912
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
OPTIMIZED INTERLEAVER AND/OR DEINTERLEAVER DESIGN
47
Patent #:
Issue Dt:
09/12/2006
Application #:
10697357
Filing Dt:
10/29/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD OF PARTITIONING AN INTEGRATED CIRCUIT DESIGN FOR PHYSICAL DESIGN VERIFICATION
48
Patent #:
Issue Dt:
04/11/2006
Application #:
10697446
Filing Dt:
10/29/2003
Title:
METHOD OF FORMING AN ANTIFUSE ON A SEMICONDUCTOR SUBSTRATE USING WET OXIDATION OF A NITRIDED SUBSTRATE
49
Patent #:
Issue Dt:
01/29/2008
Application #:
10697506
Filing Dt:
10/29/2003
Title:
METHOD OF VAPORIZING AND IONIZING METALS FOR USE IN SEMICONDUCTOR PROCESSING
50
Patent #:
Issue Dt:
08/01/2006
Application #:
10697507
Filing Dt:
10/29/2003
Title:
VAPORIZATION AND IONIZATION OF METALS FOR USE IN SEMICONDUCTOR PROCESSING
51
Patent #:
Issue Dt:
04/17/2007
Application #:
10697717
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
CHECKSUM CALCULATOR WITH TREE STRUCTURE OF REDUCTION STAGES
52
Patent #:
Issue Dt:
01/17/2006
Application #:
10697757
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD FOR MAKING ENHANCED SUBSTRATE CONTACT FOR A SEMICONDUCTOR DEVICE
53
Patent #:
Issue Dt:
08/16/2005
Application #:
10698167
Filing Dt:
10/30/2003
Title:
CALCIUM DOPED POLYSILICON GATE ELECTRODES
54
Patent #:
Issue Dt:
01/24/2006
Application #:
10698169
Filing Dt:
10/31/2003
Title:
MEMORY DEVICE HAVING AN ELECTRON TRAPPING LAYER IN A HIGH-K DIELECTRIC GATE STACK
55
Patent #:
Issue Dt:
07/19/2005
Application #:
10699021
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
METHODS AND APPARATUS FOR THE DETECTION OF DAMAGED REGIONS ON DIELECTRIC FILM OR OTHER PORTIONS OF A DIE
56
Patent #:
Issue Dt:
10/02/2007
Application #:
10699037
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
PROCESSOR WITH SCRIPT-BASED PERFORMANCE MONITORING
57
Patent #:
Issue Dt:
08/11/2009
Application #:
10699092
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
INTERNAL MEMORY CONTROLLER PROVIDING CONFIGURABLE ACCESS OF PROCESSOR CLIENTS TO MEMORY INSTANCES
58
Patent #:
Issue Dt:
05/31/2005
Application #:
10699276
Filing Dt:
10/31/2003
Publication #:
Pub Dt:
05/05/2005
Title:
MIXED LVR AND HVR RETICLE SET DESIGN FOR THE PROCESSING OF GATE ARRAYS, EMBEDDED ARRAYS AND RAPID CHIP PRODUCTS
59
Patent #:
Issue Dt:
09/06/2005
Application #:
10699932
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/19/2005
Title:
PROGRAMMABLE DATA STROBE OFFSET WITH DLL FOR DOUBLE DATA RATE (DDR) RAM MEMORY
60
Patent #:
Issue Dt:
05/19/2009
Application #:
10700177
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/05/2005
Title:
NEW HARD BISR SCHEME ALLOWING FIELD REPAIR AND USAGE OF RELIABILITY CONTROLLER
61
Patent #:
Issue Dt:
05/12/2009
Application #:
10700189
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/05/2005
Title:
Electronic apparatus having three modes of operation
62
Patent #:
Issue Dt:
02/21/2006
Application #:
10700790
Filing Dt:
11/03/2003
Title:
VDD OVER AND UNDERVOLTAGE MEASUREMENT TECHNIQUES USING MONITOR CELLS
63
Patent #:
Issue Dt:
04/04/2006
Application #:
10700791
Filing Dt:
11/03/2003
Title:
METHOD FOR TESTING IDD AT MULTIPLE VOLTAGES
64
Patent #:
Issue Dt:
05/20/2008
Application #:
10701019
Filing Dt:
11/03/2003
Publication #:
Pub Dt:
05/05/2005
Title:
HDD FIRMWARE DOWNLOAD
65
Patent #:
Issue Dt:
09/06/2005
Application #:
10701328
Filing Dt:
11/03/2003
Title:
METHOD FOR PERFORMING STATISTICAL POST PROCESSING IN SEMICONDCTOR MANUFACTRING USING ID CELLS
66
Patent #:
Issue Dt:
03/22/2011
Application #:
10701332
Filing Dt:
11/04/2003
Publication #:
Pub Dt:
05/05/2005
Title:
NOVEL BISR MODE TO TEST THE REDUNDANT ELEMENTS AND REGULAR FUNCTIONAL MEMORY TO AVOID TEST ESCAPES
67
Patent #:
Issue Dt:
07/10/2007
Application #:
10701639
Filing Dt:
11/05/2003
Title:
LOW POWER MEMORY CONTROLLER THAT IS ADAPTABLE TO EITHER DOUBLE DATA RATE DRAM OR SINGLE DATA RATE SYNCHRONOUS DRAM CIRCUITS
68
Patent #:
Issue Dt:
12/14/2004
Application #:
10702165
Filing Dt:
11/04/2003
Title:
THIN FILM CMOS CALIBRATION STANDARD HAVING PROTECTIVE COVER LAYER
69
Patent #:
Issue Dt:
08/07/2007
Application #:
10702286
Filing Dt:
11/06/2003
Publication #:
Pub Dt:
04/08/2004
Title:
SIGNAL PROCESSING METHOD AND APPARATUS FOR ENSURING A DESIRED RELATIONSHIP BETWEEN SIGNALS
70
Patent #:
Issue Dt:
01/01/2008
Application #:
10702875
Filing Dt:
11/05/2003
Publication #:
Pub Dt:
08/03/2006
Title:
DEVICE PACKAGES HAVING STABLE WIREBONDS
71
Patent #:
Issue Dt:
09/07/2010
Application #:
10702996
Filing Dt:
11/05/2003
Publication #:
Pub Dt:
05/05/2005
Title:
SEMICONDUCTOR PACKAGE HAVING DISCRETE NON-ACTIVE ELECTRICAL COMPONENTS INCORPORATED INTO THE PACKAGE
72
Patent #:
Issue Dt:
09/12/2006
Application #:
10704040
Filing Dt:
11/07/2003
Publication #:
Pub Dt:
05/12/2005
Title:
DECENTRALIZED VEHICULAR TRAFFIC STATUS SYSTEM
73
Patent #:
Issue Dt:
12/20/2005
Application #:
10704449
Filing Dt:
11/07/2003
Publication #:
Pub Dt:
05/20/2004
Title:
MULTI-LAYERED SEMICONDUCTOR STRUCTURE
74
Patent #:
Issue Dt:
07/25/2006
Application #:
10704922
Filing Dt:
11/10/2003
Publication #:
Pub Dt:
05/12/2005
Title:
METHOD OF GENERATING A SCHEMATIC DRIVEN LAYOUT FOR A HIERARCHICAL INTEGRATED CIRCUIT DESIGN
75
Patent #:
Issue Dt:
10/18/2005
Application #:
10705638
Filing Dt:
11/10/2003
Publication #:
Pub Dt:
05/26/2005
Title:
LOW-IMPACT ANALYZER INTERFACE
76
Patent #:
Issue Dt:
07/15/2008
Application #:
10706110
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/12/2005
Title:
METAL PROGRAMMABLE SELF-TIMED MEMORIES
77
Patent #:
Issue Dt:
02/15/2005
Application #:
10706120
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
06/03/2004
Title:
LOW VOLTAGE BREAKDOWN ELEMENT FOR ESD TRIGGER DEVICE
78
Patent #:
Issue Dt:
08/05/2008
Application #:
10706127
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/12/2005
Title:
METHODOLOGY FOR DEBUGGING RTL SIMULATIONS OF PROCESSOR BASED SYSTEM ON CHIP
79
Patent #:
Issue Dt:
08/07/2007
Application #:
10706467
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/12/2005
Title:
REVERSE CONDUCTION PROTECTION METHOD AND APPARATUS FOR A DUAL POWER SUPPLY DRIVER
80
Patent #:
Issue Dt:
08/19/2008
Application #:
10706623
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/12/2005
Title:
SERIAL PORT INITIALIZATION IN STORAGE SYSTEM CONTROLLERS
81
Patent #:
Issue Dt:
03/01/2011
Application #:
10706724
Filing Dt:
11/12/2003
Publication #:
Pub Dt:
05/12/2005
Title:
MEDIA DELIVERY USING QUALITY OF SERVICE DIFFERENTIATION WITHIN A MEDIA STREAM
82
Patent #:
Issue Dt:
08/05/2008
Application #:
10709967
Filing Dt:
06/09/2004
Title:
PIRACY PROTECTION FOR COMBINED HARDWARE/SOFTWARE PRODUCTS
83
Patent #:
Issue Dt:
08/17/2010
Application #:
10710772
Filing Dt:
08/02/2004
Title:
QUEUING SYSTEM WITH MECHANISM TO LIMIT BLOCKING OF HIGH-PRIORITY PACKETS
84
Patent #:
Issue Dt:
01/20/2009
Application #:
10711783
Filing Dt:
10/05/2004
Title:
METHOD AND SYSTEM FOR ENFORCING HARDWARE/SOFTWARE COMPATIBILITY CONSTRAINTS
85
Patent #:
Issue Dt:
03/10/2009
Application #:
10713441
Filing Dt:
11/14/2003
Publication #:
Pub Dt:
05/19/2005
Title:
COMMERCIAL DETECTOR WITH A START OF ACTIVE VIDEO DETECTOR
86
Patent #:
Issue Dt:
08/14/2007
Application #:
10713492
Filing Dt:
11/14/2003
Publication #:
Pub Dt:
05/19/2005
Title:
FLEXIBLE DESIGN FOR MEMORY USE IN INTEGRATED CIRCUITS
87
Patent #:
Issue Dt:
11/18/2008
Application #:
10714712
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
01/20/2005
Title:
HIGH QUALITY, LOW MEMORY BANDWIDTH MOTION ESTIMATION PROCESSOR
88
Patent #:
Issue Dt:
10/13/2009
Application #:
10714736
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
ADAPTIVE REFERENCE PICTURE SELECTION BASED ON INTER-PICTURE MOTION MEASUREMENT
89
Patent #:
Issue Dt:
07/11/2006
Application #:
10715063
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
PIPELINE SCSI NEXUS ASSOCIATIVITY CIRCUIT
90
Patent #:
Issue Dt:
06/12/2007
Application #:
10715746
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD AND APPARATUS FOR PROVIDING AN INTER INTEGRATED CIRCUIT INTERFACE WITH AN EXPANDED ADDRESS RANGE AND EFFICIENT PRIORITY-BASED DATA THROUGHPUT
91
Patent #:
Issue Dt:
12/27/2005
Application #:
10715929
Filing Dt:
11/18/2003
Title:
MEMORY CELL ARCHITECTURE FOR REDUCED ROUTING CONGESTION
92
Patent #:
Issue Dt:
07/15/2008
Application #:
10716222
Filing Dt:
11/18/2003
Publication #:
Pub Dt:
05/19/2005
Title:
DEVICE WITH VIRTUAL TILIZED IMAGE MEMORY
93
Patent #:
Issue Dt:
02/28/2006
Application #:
10716259
Filing Dt:
11/18/2003
Title:
MEMORY CELL ARCHITECTURE
94
Patent #:
Issue Dt:
09/27/2005
Application #:
10716263
Filing Dt:
11/18/2003
Title:
METHOD AND APPARATUS FOR REPLACING A DEFECTIVE CELL WITHIN A MEMORY DEVICE HAVING TWISTED BIT LINES
95
Patent #:
Issue Dt:
06/28/2005
Application #:
10716299
Filing Dt:
11/18/2003
Publication #:
Pub Dt:
05/19/2005
Title:
CONTACT FOR USE IN AN INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURE THEREFOR
96
Patent #:
Issue Dt:
05/09/2006
Application #:
10717083
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
CROSS SWITCH SUPPORTING SIMULTANEOUS DATA TRAFFIC IN OPPOSING DIRECTIONS
97
Patent #:
Issue Dt:
04/22/2008
Application #:
10717728
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
06/17/2004
Title:
METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT FOR PROVIDING MULTI-TIERED BROADCASTING SERVICES
98
Patent #:
Issue Dt:
07/15/2008
Application #:
10718286
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHODOLOGY FOR PERFORMING REGISTER READ/WRITES TO TWO OR MORE EXPANDERS WITH A COMMON TEST PORT
99
Patent #:
Issue Dt:
02/21/2006
Application #:
10718291
Filing Dt:
11/19/2003
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD OF GENERATING A PHYSICAL NETLIST FOR A HIERARCHICAL INTEGRATED CIRCUIT DESIGN
100
Patent #:
Issue Dt:
11/25/2008
Application #:
10718536
Filing Dt:
11/24/2003
Publication #:
Pub Dt:
05/27/2004
Title:
HIGH K DIELECTRIC MATERIAL AND METHOD OF MAKING A HIGH K DIELECTRIC MATERIAL
Assignor
1
Exec Dt:
02/01/2016
Assignees
1
1320 RIDDER PARK DRIVE
SAN JOSE, CALIFORNIA 95131
2
1110 AMERICAN PARKWAY NE
ALLENTOWN, PENNSYLVANIA 18109
Correspondence name and address
LATHAM & WATKINS LLP
650 TOWN CENTER DRIVE, SUITE 2000
COSTA MESA, CA 92626

Search Results as of: 05/23/2024 02:28 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT