|
Total properties:
16
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12607680
|
Filing Dt:
|
10/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
BRIDGE DEVICE HAVING A VIRTUAL PAGE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
14097506
|
Filing Dt:
|
12/05/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD PROVIDING INTEROPERABILITY BETWEEN CELLULAR AND OTHER WIRELESS SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2022
|
Application #:
|
16407380
|
Filing Dt:
|
05/09/2019
|
|
Title:
|
CHARGE PUMP FOR PLL/DLL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2021
|
Application #:
|
16703575
|
Filing Dt:
|
12/04/2019
|
|
Title:
|
Three-Dimensional Nonvolatile Memory Cell Structure with Upper Body Connection
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2021
|
Application #:
|
16751340
|
Filing Dt:
|
01/24/2020
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2020
| | | | |
|
Title:
|
RELAY SYSTEMS AND METHODS FOR WIRELESS NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2021
|
Application #:
|
16816520
|
Filing Dt:
|
03/12/2020
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2020
| | | | |
|
Title:
|
NAND FLASH MEMORY WITH VERTICAL CELL STACK STRUCTURE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2021
|
Application #:
|
16822139
|
Filing Dt:
|
03/18/2020
|
|
Publication #:
|
|
Pub Dt:
|
09/03/2020
| | | | |
|
Title:
|
SCHEDULING SYSTEMS AND METHODS FOR WIRELESS NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
16866818
|
Filing Dt:
|
05/05/2020
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2020
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH CONCURRENT BANK OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2021
|
Application #:
|
16891402
|
Filing Dt:
|
06/03/2020
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2020
| | | | |
|
Title:
|
FLASH MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2022
|
Application #:
|
16928311
|
Filing Dt:
|
07/14/2020
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2021
| | | | |
|
Title:
|
POWER MANAGERS FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2022
|
Application #:
|
16950204
|
Filing Dt:
|
11/17/2020
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2021
| | | | |
|
Title:
|
CLOCK MODE DETERMINATION IN A MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17007799
|
Filing Dt:
|
08/31/2020
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2020
| | | | |
|
Title:
|
THROUGH SEMICONDUCTOR VIA STRUCTURE WITH REDUCED STRESS PROXIMITY EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2024
|
Application #:
|
17131912
|
Filing Dt:
|
12/23/2020
|
|
Title:
|
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2023
|
Application #:
|
17154241
|
Filing Dt:
|
01/21/2021
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2021
| | | | |
|
Title:
|
METHOD FOR ERASING MEMORY CELLS IN A FLASH MEMORY DEVICE USING A POSITIVE WELL BIAS VOLTAGE AND A NEGATIVE WORD LINE VOLTAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17224698
|
Filing Dt:
|
04/07/2021
|
|
Publication #:
|
|
Pub Dt:
|
09/23/2021
| | | | |
|
Title:
|
INTEGRATED ERASE VOLTAGE PATH FOR MULTIPLE CELL SUBSTRATES IN NONVOLATILE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2023
|
Application #:
|
17246190
|
Filing Dt:
|
04/30/2021
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2021
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH CONCURRENT BANK OPERATIONS
|
|
