Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021489/0065 | |
| Pages: | 5 |
| | Recorded: | 09/05/2008 | | |
| Attorney Dkt #: | ASX-136, 137, 140, 141,C1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09458185
|
Filing Dt:
|
12/08/1999
|
|
Title:
|
SEMICONDUCTOR YIELD MANAGEMENT SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
09952848
|
Filing Dt:
|
09/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR ANALYZING ERROR INFORMATION FROM A SEMICONDUCTOR FABRICATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10401336
|
Filing Dt:
|
03/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
METHOD FOR CHEMICAL-MECHANICAL POLISH CONTROL IN SEMICONDUCTOR MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
10972115
|
Filing Dt:
|
10/22/2004
|
|
Title:
|
SEMICONDUCTOR YIELD MANAGEMENT SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11701700
|
Filing Dt:
|
02/02/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
|
Title:
|
ANALYSIS TECHNIQUES FOR MULTI-LEVEL MEMORY
|
|
|
Assignee
|
|
|
|
|
| 2 TECH DRIVE |
| SUITE 201 |
| ANDOVER, MASSACHUSETTS 01810 |
|
|
Correspondence name and address
|
| |
PROSKAUER ROSE LLP
|
| |
ONE INTERNATIONAL PLACE
|
| |
BOSTON, MA 02110
|
Search Results as of:
05/29/2024 10:27 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
