Total properties:
133
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1988
|
Application #:
|
07017751
|
Filing Dt:
|
02/24/1987
|
|
Title:
|
LATCHED FEDBACK MEMORY FINITE-STATE-ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1991
|
Application #:
|
07388659
|
Filing Dt:
|
08/02/1989
|
|
Title:
|
NORMALIZATION ESTIMATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1991
|
Application #:
|
07389051
|
Filing Dt:
|
08/02/1989
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING DIVISION USING A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1992
|
Application #:
|
07402798
|
Filing Dt:
|
09/05/1989
|
|
Title:
|
SIGNED DIGIT MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1991
|
Application #:
|
07402822
|
Filing Dt:
|
09/05/1989
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING THE SQUARE ROOT FUNCTION USING A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1991
|
Application #:
|
07415037
|
Filing Dt:
|
09/29/1989
|
|
Title:
|
BIDIRECTIONAL VARIABLE BIT SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1991
|
Application #:
|
07416110
|
Filing Dt:
|
10/02/1989
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING MATHEMATICAL FUNCTIONS USING POLYNOMIAL APPROXIMATION AND A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/1995
|
Application #:
|
07713812
|
Filing Dt:
|
06/12/1991
|
|
Title:
|
A COPROCESSOR INTERFACE SUPPPORTING I/O OR MEMORY MAPPED COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1992
|
Application #:
|
07716560
|
Filing Dt:
|
06/17/1991
|
|
Title:
|
NORMALIZATION ESTIMATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1993
|
Application #:
|
07753320
|
Filing Dt:
|
08/30/1991
|
|
Title:
|
METHOD AND APPARATUS FOR NEGATING AN OPERAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1992
|
Application #:
|
07766849
|
Filing Dt:
|
09/27/1991
|
|
Title:
|
LINE PRECHARGING CIRCUITS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07810710
|
Filing Dt:
|
12/18/1991
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING DIVISION USING A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1993
|
Application #:
|
07813942
|
Filing Dt:
|
12/24/1991
|
|
Title:
|
RECTANGULAR ARRAY SIGNED DIGIT MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1992
|
Application #:
|
07852917
|
Filing Dt:
|
03/13/1992
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING THE SQUARE ROOT FUNCTION USING A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
07858858
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
MICROPROCESSOR HAVING POWER MANAGEMENT CIRCUITRY WITH COPROCESSOR SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/1994
|
Application #:
|
07859110
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
MICROPROCESSOR FOR SELECTIVELY CONFIGURING PINOUT BY ACTIVATING TRI- STATE DEVICE TO DISABLE INTERNAL CLOCK FROM EXTERNAL PIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
07859347
|
Filing Dt:
|
03/27/1992
|
|
Title:
|
HIGH SPEED PROCESSOR FOR OPERATION AT REDUCED OPERATING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
07863226
|
Filing Dt:
|
04/03/1992
|
|
Title:
|
EXCEPTION HANDLING FOR PREFETCHED INSTRUCTION BYTES USING VALID BITS TO IDENTIFY INSTRUCTIONS THAT WILL CAUSE AN EXCEPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
07863227
|
Filing Dt:
|
04/03/1992
|
|
Title:
|
CONTROL LOGIC FOR A SEQUENTIAL DATA BUFFER USING BYTE READ ENABLE LINES TO DEFINE AND SHIFT THE ACCESS WINDOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
07880550
|
Filing Dt:
|
05/08/1992
|
|
Title:
|
STABLE INTERNAL CLOCK GENERATION FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1993
|
Application #:
|
07959522
|
Filing Dt:
|
10/13/1992
|
|
Title:
|
INTEGRATED CHARGE-PUMP PHASE-LOCKED LOOP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
07975809
|
Filing Dt:
|
11/13/1992
|
|
Title:
|
CLOCK MULTIPLICATION CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/1994
|
Application #:
|
08008208
|
Filing Dt:
|
01/25/1993
|
|
Title:
|
STACKABLE INTERCONNECTION SOCKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
08027036
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
TESTING ARCHITECTURE WITH INDEPENDENT SCAN PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08027054
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
ADDRESS CALCULATION LOGIC INCLUDING LIMIT CHECKING USING CARRY OUT TO FLAG LIMIT VIOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1995
|
Application #:
|
08027342
|
Filing Dt:
|
03/08/1993
|
|
Title:
|
SHIFTER/ROTATOR WITH PRECONDITIONED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
08027504
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
CARRY SKIP ADDER WITH INDEPENDENT CARRY-IN AND CARRY SKIP PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08063134
|
Filing Dt:
|
05/17/1993
|
|
Title:
|
INTEGRATED CIRCUIT EXTRACTION TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/1995
|
Application #:
|
08066317
|
Filing Dt:
|
05/21/1993
|
|
Title:
|
DATA COMPRESSION/DECOMPRESSION PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
08109577
|
Filing Dt:
|
08/19/1993
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING MATHEMATICAL FUNCTIONS USING POLYNOMIAL APPROXIMATION AND A RECTANGULAR ASPECT RATIO MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08131043
|
Filing Dt:
|
10/01/1993
|
|
Title:
|
CACHE COHERENCY WITHOUT BUS MASTER ARBITRATION SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1995
|
Application #:
|
08134422
|
Filing Dt:
|
10/08/1993
|
|
Title:
|
MECHANISM TO ACCELERATE COUNTER TESTING WITHOUT LOSS OF FAULT COVERAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08138651
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
PROGRAM ORDER SEQUENCING OF DATA IN A MICROPROCESSOR WITH WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08138654
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
SYSTEM AND METHOD OF RETIRING STORE DATA FROM A WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08138660
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
MICROPROCESSOR HAVING EXPEDITED EXECUTION OF CONDITION DEPENDENT INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
08138790
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
MISALIGNED WRITE HANDLING IN A MICROPROCESSOR WITH WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08138855
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
PROCESSOR WITH SINGLE CLOCK DECODE ARCHITECTURE EMPLOYING SINGLE MICROROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1995
|
Application #:
|
08139596
|
Filing Dt:
|
10/18/1993
|
|
Title:
|
DATA DEPENDENCY DETECTION AND HANDLING IN A MICROPROCESSOR WITH WRITE BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08151489
|
Filing Dt:
|
11/12/1993
|
|
Title:
|
COHERENCY FOR WRITE-BACK CACHE IN A SYSTEM DESIGNED FOR WRITE-THROUGH CACHE USING AN EXPORT/INVALIDATE PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08227494
|
Filing Dt:
|
04/12/1994
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING PRESCALED DIVISION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08241510
|
Filing Dt:
|
05/12/1994
|
|
Title:
|
STACKABLE INTERCONNECTION SOCKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08273585
|
Filing Dt:
|
07/11/1994
|
|
Title:
|
NUMERIC PROCESSOR INCLUDING A MULTIPLY-ADD CURCUIT FOR COMPUTING A SUCCESSION OF PRODUCT SUMS USING REDUNDANT VALUES WITHOUT CONVERSION TO NONREDUNDANT FORMAT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08310895
|
Filing Dt:
|
09/22/1994
|
|
Title:
|
MICROPROCESSOR WITH EXTERNALLY CONTROLLABLE POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08326887
|
Filing Dt:
|
10/21/1994
|
|
Title:
|
FULLY DIFFERENTIAL VOLTAGE CONTROLLED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08327070
|
Filing Dt:
|
10/21/1994
|
|
Title:
|
CURRENT SOURCE LOOP FILTER WITH AUTOMATIC GAIN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08330402
|
Filing Dt:
|
10/28/1994
|
|
Title:
|
BURST TRANSFERS USING AN ASCENDING OR DESCENDING ONLY BURST ORDERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08330776
|
Filing Dt:
|
10/28/1994
|
|
Title:
|
CONVERTING BIASED EXPONENTS FROM SINGLE/DOUBLE PRECISION TO EXTENDED PRECISION WITHOUT REQUIRING AN ADDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08331232
|
Filing Dt:
|
10/21/1994
|
|
Title:
|
COMBINATION MULTIPLIER/SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08336030
|
Filing Dt:
|
11/08/1994
|
|
Title:
|
ADDRESS TRANSLATION UNIT EMPLOYING A VICTIM TLB
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08343277
|
Filing Dt:
|
11/22/1994
|
|
Title:
|
MICROSEQUENCER ALLOWING A SEQUENCE OF CONDITIONAL JUMPS WITHOUT REQUIRING THE INSERTION OF NOP OR OTHER INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08357482
|
Filing Dt:
|
12/16/1994
|
|
Title:
|
INTEGRATED CIRCUIT EXTRACTION TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08365972
|
Filing Dt:
|
12/28/1994
|
|
Title:
|
COHERENCY FOR WRITE-BACK CACHE IN A SYSTEM DESIGNED FOR WRITE- THROUGH CACHE INCLUDING WRITE-BACK LATENCY CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08367035
|
Filing Dt:
|
12/29/1994
|
|
Title:
|
SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08378330
|
Filing Dt:
|
01/26/1995
|
|
Title:
|
INTERLEAVED MEMORY CONFLICT RESOLUTION WITH ACCESSES OF VARIABLE BANK WIDTHS AND PARTIAL RETURN OF NON-CONFLICTING BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08396857
|
Filing Dt:
|
03/01/1995
|
|
Title:
|
CONDENSED MICROADDRESS GENERATION IN A COMPLEX INSTRUCTION SET COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08423199
|
Filing Dt:
|
04/18/1995
|
|
Title:
|
SINGLE DELAY LINE ADJUSTABLE DUTY CYCLE CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08424768
|
Filing Dt:
|
04/18/1995
|
|
Title:
|
ADJUSTABLE DUTY CYCLE CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08425939
|
Filing Dt:
|
04/19/1995
|
|
Title:
|
SPLIT REPLACEMENT CYCLES FOR SECTORED CACHE LINES IN A 64-BIT MICROPROCESSOR INTERFACED TO A 32-BIT BUS ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08426300
|
Filing Dt:
|
04/21/1995
|
|
Title:
|
SINGLE CLOCK BUS TRANSFERS DURING BURST AND NON-BURST CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08427539
|
Filing Dt:
|
04/24/1995
|
|
Title:
|
PROGRAMMABLE PHASE SHIFT CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08428983
|
Filing Dt:
|
04/26/1995
|
|
Title:
|
SENSE AMPLIFIER SLEW CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08491176
|
Filing Dt:
|
06/16/1995
|
|
Title:
|
EARLY DETECTION OF OVERFLOW AND EXCEPTIONAL QUOTIENT/REMAINDER PAIRS FOR NONRESTORING TWOS COMPLEMENT DIVISION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08491182
|
Filing Dt:
|
06/16/1995
|
|
Title:
|
EARLY SIGNALING OF NO-OVERFLOW FOR NONRESTORING TWOS COMPLEMENT DIVISION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/1996
|
Application #:
|
08493018
|
Filing Dt:
|
06/21/1995
|
|
Title:
|
CROSS-COUPLED PARITY CIRCUIT WITH CHARGING CIRCUITRY TO IMPROVE RESPONSE TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08496712
|
Filing Dt:
|
06/29/1995
|
|
Title:
|
COHERENCY FOR WRITE-BACK CACHE I A SYSTEM DESIGNED FOR WRITE-THROUGH CACHE INCLUDING EXPORT-ON-HOLD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08497007
|
Filing Dt:
|
06/30/1995
|
|
Title:
|
CONFIGURABLE XNOR/XOR ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08497491
|
Filing Dt:
|
06/30/1995
|
|
Title:
|
CONFIGURABLE NAND/NOR ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08498965
|
Filing Dt:
|
07/06/1995
|
|
Title:
|
VIRTUALIZED FUNCTIONS WITHIN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08504279
|
Filing Dt:
|
07/19/1995
|
|
Title:
|
TABLE COMPRESSION USING BIPARTITE TABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08540351
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
PROCESSOR FOR ELIMINATING EXTERNAL ISOCHRONOUS SUBSYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08541359
|
Filing Dt:
|
10/10/1995
|
|
Title:
|
ENHANCED SYSTEM MANAGEMENT MODE WITH NESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08557977
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
NDIRTY CACHE LINE LOOKAHEAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08561209
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
PIPELINED PROCESSOR WITH REGISTER RENAMING HARDWARE TO ACCOMMODATE MULTIPLE SIZE REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08571498
|
Filing Dt:
|
12/13/1995
|
|
Title:
|
VIRTUAL DISPLAY SUBSYSTEM IN A COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08572584
|
Filing Dt:
|
12/14/1995
|
|
Title:
|
UNIFIED WRITE BUFFER HAVING INFORMATION IDENTIFYING WHETHER THE ADDRESS BELONGS TO A FIRST WRITE OPERAND OR A SECOND WRITE OPERAND HAVING AN EXTRA WIDE LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08572773
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
DETECTING SHORT BRANCHES IN A PREFETCH BUFFER USING TARGET LOCATION INFORMATION IN A BRANCH TARGET CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08572813
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
SELECTABLE CLOCK GENERATION MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08572947
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
DISTRIBUTED CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08572949
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
DETECTING SEGMENT LIMIT VIOLATIONS FOR BRANCH TARGET WHEN THE BRANCH UNIT DOES NOT SUPPLY THE LINEAR ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08572994
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
PROCESSOR HAVING A FREQUENCY MODULATED CORE CLOCK BASED ON THE CRITICALITY OF PROGRAM ACTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08572996
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
DETECTING SELF-MODIFYING CODE IN A PIPELINED PROCESSOR WITH BRANCH PROCESSING BY COMPARING LATCHED STORE ADDRESS TO SUBSEQUENT TARGET ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08573172
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
STATIC CLOCK GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08583922
|
Filing Dt:
|
01/11/1996
|
|
Title:
|
CIRCUITRY AND METHODOLOGY FOR PULSE CAPTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08587095
|
Filing Dt:
|
01/16/1996
|
|
Title:
|
MULTIPLE CLOCK SOURCE GENERATION WITH INDEPENDENTLY ADJUSTABLE DUTY CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08600781
|
Filing Dt:
|
02/13/1996
|
|
Title:
|
I/O BUS INTERFACE RECOVERY COUNTER DEPENDENT UPON MINIMUM BUS CLOCKS TO PREVENT OVERRUN AND RATIO OF EXECUTION CORE CLOCK FREQUENCY TO SYSTEM BUS CLOCK FREQUENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08602176
|
Filing Dt:
|
02/16/1996
|
|
Title:
|
BIDIRECTIONAL SINGLE-LINE HANDSHAKE WITH BOTH DEVICES DRIVING THE LINE IN THE SAME STATE FOR HAND-OFF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08603053
|
Filing Dt:
|
02/16/1996
|
|
Title:
|
MICROPROCESSOR HAVING A COMPENSATED INPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08603999
|
Filing Dt:
|
02/20/1996
|
|
Title:
|
ERROR-HANDLING CIRCUIT AND METHOD FOR MEMORY ADDRESS ALIGNMENT DOUBLE FAULT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08604008
|
Filing Dt:
|
02/20/1996
|
|
Title:
|
DATA TRANSFER FROM A GRAPHICS SUBSYSTEM TO SYSTEM MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08604788
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
IN A PIPELINED PROCESSOR, SETTING A SEGMENT ACCESS INDICATOR DURING EXECUTION STAGE USING HANDLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08605831
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
INTEGRATED CIRCUIT HAVING A REPROGRAMMING CELL AND AN ARRAY OF SPARE COLUMNS/ROWS IN THE TOP TWO METAL LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08606138
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
DECOUPLING CAPACITOR FOR INTEGRATED CIRCUIT SIGNAL DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08606150
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
CIRCUIT AND METHOD FOR ADDRESSING SEGMENT DESCRIPTOR TABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08606666
|
Filing Dt:
|
02/26/1996
|
|
Title:
|
BRANCH PROCESSING UNIT WITH TARGET CACHE STORING HISTORY FOR PREDICTED TAKEN BRANCHES AND HISTORY CACHE STORING HISTORY FOR PREDICTED NOT-TAKEN BRANCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08606667
|
Filing Dt:
|
02/26/1996
|
|
Title:
|
BRANCH PROCESSING UNIT WITH A RETURN STACK INCLUDIDNG REPAIR USING POINTERS FROM DIFFERENT PIPE STAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08606668
|
Filing Dt:
|
02/26/1996
|
|
Title:
|
BRANCH PROCESSING UNIT WITH A FAR TARGET CACHE ACCESSED BY INDIRECTION FROM THE TARGET CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
08606769
|
Filing Dt:
|
02/27/1996
|
|
Title:
|
METHOD AND APPARATUS FOR DIAGNOSIS AND DEBUGGING OF A MICROPROCESSOR USING ALTERNATE DESTINATIONS IN RESPONSE TO DEBUG EXCEPTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08606770
|
Filing Dt:
|
02/27/1996
|
|
Title:
|
BRANCH PROCESSING UNIT WITH TARGET CACHE READ PRIORITIZATION PROTOCOL FOR HANDLING MULTIPLE HITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08606774
|
Filing Dt:
|
02/27/1996
|
|
Title:
|
DEBUGGING A PROCESSOR USING DATA OUTPUT DURING IDLE BUS CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08607057
|
Filing Dt:
|
02/26/1996
|
|
Title:
|
MICROPROCESSOR HAVING COMBINED SHIFT AND ROTATE CIRCUIT
|
|
