Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 029715/0068 | |
| Pages: | 3 |
| | Recorded: | 01/29/2013 | | |
| Attorney Dkt #: | PAT 6997-2 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13671124
|
Filing Dt:
|
11/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR VERIFICATION OF ELECTRICAL CIRCUIT DESIGNS AT PROCESS, VOLTAGE, AND TEMPERATURE CORNERS
|
|
|
Assignee
|
|
|
|
|
| 101-116 RESEARCH DRIVE |
| SASKATOON, CANADA S7N 3R3 |
|
|
Correspondence name and address
|
| |
BORDEN LADNER GERVAIS LLP
|
| |
100 QUEEN STREET
|
| |
SUITE 1100
|
| |
OTTAWA, K1P 1J9 CANADA
|
Search Results as of:
05/28/2024 06:28 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
