Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 056854/0076 | |
| Pages: | 7 |
| | Recorded: | 07/14/2021 | | |
| Attorney Dkt #: | CER-0274 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17163588
|
Filing Dt:
|
02/01/2021
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2022
| | | | |
|
Title:
|
Layout Structure for Shared Analog Bus in Unit Element Multiplier
|
|
|
Assignee
|
|
|
|
|
| 2107 N. 1ST ST. |
| SUITE 540 |
| SAN JOSE, CALIFORNIA 95131 |
|
|
Correspondence name and address
|
| |
JAY A. CHESAVAGE
|
| |
3833 MIDDLEFIELD RD.
|
| |
PALO ALTO, CA 95131
|
Search Results as of:
05/27/2024 09:14 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
