Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 049627/0079 | |
| Pages: | 3 |
| | Recorded: | 06/28/2019 | | |
Attorney Dkt #: | ST-17-GRA-0069US01 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2021
|
Application #:
|
16289425
|
Filing Dt:
|
02/28/2019
|
Publication #:
|
|
Pub Dt:
|
09/05/2019
| | | | |
Title:
|
Processing System, Related Integrated Circuit and Method for Generating Interrupt Signals Based on Memory Address
|
|
Assignee
|
|
|
BAHNHOFSTRASSE 18 |
ASCHHEIM-DORNACH, GERMANY 85609 |
|
Correspondence name and address
|
|
SLATER MATSIL, LLP
|
|
17950 PRESTON ROAD
|
|
SUITE 1000
|
|
DALLAS, TX 75252
|
Search Results as of:
06/18/2024 11:59 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|