USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	025126/0087			Pages:	15
		Recorded:	10/12/2010
Attorney Dkt #:	ASSIGNMENT SIXIS TO RTI
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 12

Patent #:	7709966	Issue Dt:	05/04/2010	Application #:	11952495	Filing Dt:	12/07/2007
Publication #:	US20090079056	Pub Dt:	03/26/2009
Title:	LARGE SUBSTRATE STRUCTURAL VIAS

Patent #:	7829994	Issue Dt:	11/09/2010	Application #:	11975007	Filing Dt:	10/16/2007
Publication #:	US20090079058	Pub Dt:	03/26/2009
Title:	SEMICONDUCTOR SUBSTRATE ELASTOMERIC STACK

Patent #:	7764498	Issue Dt:	07/27/2010	Application #:	11975011	Filing Dt:	10/16/2007
Publication #:	US20090080158	Pub Dt:	03/26/2009
Title:	COMB-SHAPED POWER BUS BAR ASSEMBLY STRUCTURE HAVING INTEGRATED CAPACITORS

Patent #:	7999388	Issue Dt:	08/16/2011	Application #:	11975058	Filing Dt:	10/16/2007
Publication #:	US20090079084	Pub Dt:	03/26/2009
Title:	PREVENTING BREAKAGE OF LONG METAL SIGNAL CONDUCTORS ON SEMICONDUCTOR SUBSTRATES

Patent #:	7944041	Issue Dt:	05/17/2011	Application #:	11975966	Filing Dt:	10/22/2007
Publication #:	US20090079059	Pub Dt:	03/26/2009
Title:	INTEGRATED SEMICONDUCTOR SUBSTRATE STRUCTURE USING INCOMPATIBLE PROCESSES

Patent #:	7831874	Issue Dt:	11/09/2010	Application #:	11981853	Filing Dt:	10/31/2007
Publication #:	US20090079463	Pub Dt:	03/26/2009
Title:	LOCAL DEFECT MEMORIES ON SEMICONDUCTOR SUBSTRATES IN A STACK COMPUTER

Patent #:	7719844	Issue Dt:	05/18/2010	Application #:	11999747	Filing Dt:	12/07/2007
Publication #:	US20090080152	Pub Dt:	03/26/2009
Title:	STACKABLE SELF-ALIGNING INSULATIVE GUIDE TRAY FOR HOLDING SEMICONDUCTOR SUBSTRATES

Patent #:	8129834	Issue Dt:	03/06/2012	Application #:	12321833	Filing Dt:	01/26/2009
Publication #:	US20100187665	Pub Dt:	07/29/2010
Title:	INTEGRAL METAL STRUCTURE WITH CONDUCTIVE POST PORTIONS

Patent #:	7978029	Issue Dt:	07/12/2011	Application #:	12387873	Filing Dt:	05/09/2009
Publication #:	US20100283559	Pub Dt:	11/11/2010
Title:	MULTIPLE-LAYER SIGNAL CONDUCTOR

Patent #:	NONE	Issue Dt:		Application #:	12387874	Filing Dt:	05/09/2009
Publication #:	US20100284647	Pub Dt:	11/11/2010
Title:	Optical ribbon cable attachment mechanism for the backside of a circuit board

Patent #:	8671560	Issue Dt:	03/18/2014	Application #:	12798132	Filing Dt:	03/30/2010
Publication #:	US20110239456	Pub Dt:	10/06/2011
Title:	In system reflow of low temperature eutectic bond balls

Patent #:	8008134	Issue Dt:	08/30/2011	Application #:	12798874	Filing Dt:	04/12/2010
Publication #:	US20100200540	Pub Dt:	08/12/2010
Title:	LARGE SUBSTRATE STRUCTURAL VIAS

Assignor

Exec Dt:

08/16/2010

Assignee

3040 CORNWALLIS ROAD

RESEARCH TRIANGLE PARK, NORTH CAROLINA 27709

Correspondence name and address
	IMPERIUM PATENT WORKS LLP
	P.O. BOX 607
	PLEASANTON, CA 94566

Search Results as of: 05/28/2024 08:09 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6